xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
dda034bcb51a0a28318046d74d664e0fc5f7d1d4
android_kernel_xiaomi_sm8450/include/asm-sh/cache.h
Paul Mundt 87e29cacb7 sh: Use L1_CACHE_BYTES for .data.cacheline_aligned. 
Previously this was using a hardcoded 32, use L1_CACHE_BYTES for
cacheline alignment instead.

Signed-off-by: Paul Mundt <lethal@linux-sh.org>
2007-03-05 14:13:26 +09:00

1.3 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink