Jeff Ohlstein 94790ec25f msm: timer: SMP timer support for msm ...

The msm provides timer hardware that is private to each core. Each
timer has separate counter and match registers, so we create separate
clock_event_devices for each core. For the global clocksource, use
cpu 0's counter.

Signed-off-by: Jeff Ohlstein <johlstei@codeaurora.org>
Signed-off-by: David Brown <davidb@codeaurora.org>

2011-01-07 15:54:44 -08:00

4.1 KiB

Raw Blame History

View Raw