Peter Zijlstra 6d671e1b85 x86/time: Unconditionally register legacy timer interrupt ...

Even without a PIC/PIT the legacy timer interrupt is required for HPET in
legacy replacement mode.

Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Cc: len.brown@intel.com
Cc: rui.zhang@intel.com
Link: https://lkml.kernel.org/r/20171222092243.382623763@infradead.org

2018-01-14 20:18:23 +01:00

2.4 KiB

Raw Blame History

View Raw