Elaine Zhang 7bed92460d clk: rockchip: add new pll-type for rk3328 ...

The rk3328's pll and clock are similar with rk3036's,
it different with pll_mode_mask, the rk3328 soc
pll mode only one bit(rk3036 soc have two bits)
so these should be independent and separate from
the series of rk3328s.

Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>

2017-01-02 14:24:57 +01:00

28 KiB

Raw Blame History

View Raw