Files
android_kernel_xiaomi_sm8450/drivers/gpu/drm/amd/amdgpu
Rex Zhu 73b1917454 drm/amdgpu: Add CLK IP base offset
so we can read/write the registers in CLK domain
through RREG32/WREG32_SOC15

Reviewed-by: Evan Quan <evan.quan@amd.com>
Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2018-07-10 14:16:39 -05:00
..
2018-06-12 16:19:22 -07:00
2017-12-27 11:34:02 -05:00
2015-06-03 21:03:15 -04:00
2018-07-04 10:27:12 +10:00
2018-06-15 12:20:38 -05:00
2017-10-20 13:28:44 -04:00
2018-07-10 14:16:39 -05:00
2015-06-03 21:03:15 -04:00
2018-02-19 14:18:10 -05:00
2017-09-26 17:01:32 -04:00
2015-06-03 21:03:17 -04:00
2016-08-31 15:21:09 -04:00
2017-12-27 11:34:02 -05:00
2018-06-15 12:20:38 -05:00
2018-05-15 13:44:00 -05:00
2018-02-19 14:18:11 -05:00