Rex Zhu 73b1917454 drm/amdgpu: Add CLK IP base offset ...

so we can read/write the registers in CLK domain
through RREG32/WREG32_SOC15

Reviewed-by: Evan Quan <evan.quan@amd.com>
Signed-off-by: Rex Zhu <Rex.Zhu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

2018-07-10 14:16:39 -05:00

..

drm

drm/amdgpu: Add CLK IP base offset

2018-07-10 14:16:39 -05:00

host1x

Merge tag 'drm-next-2018-06-06-1' of git://anongit.freedesktop.org/drm/drm

2018-06-06 08:16:33 -07:00

ipu-v3

gpu: ipu-v3: prg: avoid possible array underflow

2018-03-15 17:52:08 +01:00

vga

docs: Fix some broken references

2018-06-15 18:10:01 -03:00

Makefile

…