Benjamin Herrenschmidt 6671507f0f clk: aspeed: Handle inverse polarity of USB port 1 clock gate ...

The USB port 1 clock gate control has an inversed polarity
from all the other clock gates in the chip. This makes the
aspeed_clk_{enable,disable} functions honor the flag
CLK_GATE_SET_TO_DISABLE and set that flag appropriately
so it's set for all clocks except USB port 1.

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>

2018-01-26 16:22:48 -08:00

18 KiB

Raw Blame History

View Raw