xiaomi-sm8450/android_kernel_xiaomi_sm8450
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
57f70ef9bd19378b51a282be6b46b45b70d4980d
android_kernel_xiaomi_sm8450/arch/mips/mm/sc-mips.c
Markos Chandras b5ad2c2193 MIPS: mm: scache: Add secondary cache support for MIPS R6 cores 
The secondary cache initialization and configuration code is processor
specific so we need to handle MIPS R6 cores as well.

Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
2015-02-17 15:37:31 +00:00

3.4 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink