Leonard Crestez b04383b6a5 clk: imx8mq: Define gates for pll1/2 fixed dividers ...

On imx8mq there are 9 fixed-factor dividers for SYS_PLL1 and SYS_PLL2
each with their own gate but these gates are not currently defined in
the clock tree.

Add them between sys1/2_pll_out and the fixed dividers.

Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
Reviewed-by: Abel Vesa <abel.vesa@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>

2019-10-25 17:03:00 +08:00

11 KiB

Raw Blame History

View Raw