qcom,volcano.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2023-2024, Qualcomm Innovation Center, Inc. All rights reserved.
  4. */
  5. #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_VOLCANO_H
  6. #define __DT_BINDINGS_INTERCONNECT_QCOM_VOLCANO_H
  7. #define MASTER_GPU_TCU 0
  8. #define MASTER_SYS_TCU 1
  9. #define MASTER_APPSS_PROC 2
  10. #define MASTER_LLCC 3
  11. #define MASTER_QDSS_BAM 4
  12. #define MASTER_QSPI_0 5
  13. #define MASTER_QUP_0 6
  14. #define MASTER_QUP_1 7
  15. #define MASTER_A1NOC_SNOC 8
  16. #define MASTER_A2NOC_SNOC 9
  17. #define MASTER_APSS_NOC 10
  18. #define MASTER_CAMNOC_HF 11
  19. #define MASTER_CAMNOC_ICP 12
  20. #define MASTER_CAMNOC_SF 13
  21. #define MASTER_CNOC_SNOC 14
  22. #define MASTER_GEM_NOC_CNOC 15
  23. #define MASTER_GEM_NOC_PCIE_SNOC 16
  24. #define MASTER_GFX3D 17
  25. #define MASTER_LPASS_GEM_NOC 18
  26. #define MASTER_MDP 19
  27. #define MASTER_MSS_PROC 20
  28. #define MASTER_MNOC_HF_MEM_NOC 21
  29. #define MASTER_MNOC_SF_MEM_NOC 22
  30. #define MASTER_COMPUTE_NOC 23
  31. #define MASTER_ANOC_PCIE_GEM_NOC 24
  32. #define MASTER_SNOC_GC_MEM_NOC 25
  33. #define MASTER_SNOC_SF_MEM_NOC 26
  34. #define MASTER_VIDEO 27
  35. #define MASTER_CNOC_CFG 28
  36. #define MASTER_CNOC_MNOC_HF_CFG 29
  37. #define MASTER_PCIE_ANOC_CFG 30
  38. #define MASTER_CNOC_MNOC_SF_CFG 31
  39. #define MASTER_QUP_CORE_0 32
  40. #define MASTER_QUP_CORE_1 33
  41. #define MASTER_CRYPTO 34
  42. #define MASTER_IPA 35
  43. #define MASTER_LPASS_PROC 36
  44. #define MASTER_CDSP_PROC 37
  45. #define MASTER_PIMEM 38
  46. #define MASTER_WLAN_Q6 39
  47. #define MASTER_GIC 40
  48. #define MASTER_PCIE_0 41
  49. #define MASTER_PCIE_1 42
  50. #define MASTER_QDSS_ETR 43
  51. #define MASTER_QDSS_ETR_1 44
  52. #define MASTER_SDCC_1 45
  53. #define MASTER_SDCC_2 46
  54. #define MASTER_UFS_MEM 47
  55. #define MASTER_USB3_0 48
  56. #define SLAVE_EBI1 512
  57. #define SLAVE_AHB2PHY_SOUTH 513
  58. #define SLAVE_AHB2PHY_NORTH 514
  59. #define SLAVE_AOSS 515
  60. #define SLAVE_CAMERA_CFG 516
  61. #define SLAVE_CLK_CTL 517
  62. #define SLAVE_RBCPR_CX_CFG 518
  63. #define SLAVE_RBCPR_MXA_CFG 519
  64. #define SLAVE_CRYPTO_0_CFG 520
  65. #define SLAVE_CX_RDPM 521
  66. #define SLAVE_DISPLAY_CFG 522
  67. #define SLAVE_GFX3D_CFG 523
  68. #define SLAVE_IMEM_CFG 524
  69. #define SLAVE_IPA_CFG 525
  70. #define SLAVE_IPC_ROUTER_CFG 526
  71. #define SLAVE_CNOC_MSS 527
  72. #define SLAVE_MX_2_RDPM 528
  73. #define SLAVE_MX_RDPM 529
  74. #define SLAVE_PCIE_0_CFG 530
  75. #define SLAVE_PCIE_1_CFG 531
  76. #define SLAVE_PDM 532
  77. #define SLAVE_PRNG 533
  78. #define SLAVE_QDSS_CFG 534
  79. #define SLAVE_QSPI_0 535
  80. #define SLAVE_QUP_0 536
  81. #define SLAVE_QUP_1 537
  82. #define SLAVE_SDC1 538
  83. #define SLAVE_SDCC_2 539
  84. #define SLAVE_TCSR 540
  85. #define SLAVE_TLMM 541
  86. #define SLAVE_TME_CFG 542
  87. #define SLAVE_UFS_MEM_CFG 543
  88. #define SLAVE_USB3_0 544
  89. #define SLAVE_VENUS_CFG 545
  90. #define SLAVE_VSENSE_CTRL_CFG 546
  91. #define SLAVE_WLAN 547
  92. #define SLAVE_A1NOC_SNOC 548
  93. #define SLAVE_A2NOC_SNOC 549
  94. #define SLAVE_GEM_NOC_CNOC 550
  95. #define SLAVE_SNOC_GEM_NOC_GC 551
  96. #define SLAVE_SNOC_GEM_NOC_SF 552
  97. #define SLAVE_LLCC 553
  98. #define SLAVE_LPASS_GEM_NOC 554
  99. #define SLAVE_MNOC_HF_MEM_NOC 555
  100. #define SLAVE_MNOC_SF_MEM_NOC 556
  101. #define SLAVE_CDSP_MEM_NOC 557
  102. #define SLAVE_MEM_NOC_PCIE_SNOC 558
  103. #define SLAVE_ANOC_PCIE_GEM_NOC 559
  104. #define SLAVE_APPSS 560
  105. #define SLAVE_CNOC_CFG 561
  106. #define SLAVE_DDRSS_CFG 562
  107. #define SLAVE_CNOC_MNOC_HF_CFG 563
  108. #define SLAVE_CNOC_MNOC_SF_CFG 564
  109. #define SLAVE_NSP_QTB_CFG 565
  110. #define SLAVE_PCIE_ANOC_CFG 566
  111. #define SLAVE_WLAN_Q6_THROTTLE_CFG 567
  112. #define SLAVE_QUP_CORE_0 568
  113. #define SLAVE_QUP_CORE_1 569
  114. #define SLAVE_IMEM 570
  115. #define SLAVE_PIMEM 571
  116. #define SLAVE_SERVICE_CNOC_CFG 572
  117. #define SLAVE_SERVICE_CNOC 573
  118. #define SLAVE_SERVICE_MNOC_HF 574
  119. #define SLAVE_SERVICE_MNOC_SF 575
  120. #define SLAVE_SERVICE_PCIE_ANOC 576
  121. #define SLAVE_PCIE_0 577
  122. #define SLAVE_PCIE_1 578
  123. #define SLAVE_QDSS_STM 579
  124. #define SLAVE_TCU 580
  125. #define MASTER_LLCC_DISP 1000
  126. #define MASTER_MDP_DISP 1001
  127. #define MASTER_MNOC_HF_MEM_NOC_DISP 1002
  128. #define MASTER_ANOC_PCIE_GEM_NOC_DISP 1003
  129. #define SLAVE_EBI1_DISP 1512
  130. #define SLAVE_LLCC_DISP 1513
  131. #define SLAVE_MNOC_HF_MEM_NOC_DISP 1514
  132. #endif