b54107cfa3
The default PWM gpio pin mode was not right for PWM backlight control. If needs to use PWM backlight, must config the gpio pinctrl. Change-Id: I5fd6b947d379b53ef4c358be1b935a2ad4970f99 Signed-off-by: Yuan Zhao <yzhao@codeaurora.org>
367 Zeilen
8.4 KiB
C
367 Zeilen
8.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _DSI_PANEL_H_
|
|
#define _DSI_PANEL_H_
|
|
|
|
#include <linux/of_device.h>
|
|
#include <linux/types.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/backlight.h>
|
|
#include <drm/drm_panel.h>
|
|
#include <drm/msm_drm.h>
|
|
|
|
#include "dsi_defs.h"
|
|
#include "dsi_ctrl_hw.h"
|
|
#include "dsi_clk.h"
|
|
#include "dsi_pwr.h"
|
|
#include "dsi_parser.h"
|
|
#include "msm_drv.h"
|
|
|
|
#define MAX_BL_LEVEL 4096
|
|
#define MAX_BL_SCALE_LEVEL 1024
|
|
#define MAX_SV_BL_SCALE_LEVEL 65535
|
|
#define DSI_CMD_PPS_SIZE 135
|
|
|
|
#define DSI_CMD_PPS_HDR_SIZE 7
|
|
#define DSI_MODE_MAX 32
|
|
|
|
/*
|
|
* Defining custom dsi msg flag,
|
|
* continued from drm_mipi_dsi.h
|
|
* Override to use async transfer
|
|
*/
|
|
#define MIPI_DSI_MSG_ASYNC_OVERRIDE BIT(4)
|
|
|
|
enum dsi_panel_rotation {
|
|
DSI_PANEL_ROTATE_NONE = 0,
|
|
DSI_PANEL_ROTATE_HV_FLIP,
|
|
DSI_PANEL_ROTATE_H_FLIP,
|
|
DSI_PANEL_ROTATE_V_FLIP
|
|
};
|
|
|
|
enum dsi_backlight_type {
|
|
DSI_BACKLIGHT_PWM = 0,
|
|
DSI_BACKLIGHT_WLED,
|
|
DSI_BACKLIGHT_DCS,
|
|
DSI_BACKLIGHT_EXTERNAL,
|
|
DSI_BACKLIGHT_UNKNOWN,
|
|
DSI_BACKLIGHT_MAX,
|
|
};
|
|
|
|
enum bl_update_flag {
|
|
BL_UPDATE_DELAY_UNTIL_FIRST_FRAME,
|
|
BL_UPDATE_NONE,
|
|
};
|
|
|
|
enum {
|
|
MODE_GPIO_NOT_VALID = 0,
|
|
MODE_SEL_DUAL_PORT,
|
|
MODE_SEL_SINGLE_PORT,
|
|
MODE_GPIO_HIGH,
|
|
MODE_GPIO_LOW,
|
|
};
|
|
|
|
enum dsi_dms_mode {
|
|
DSI_DMS_MODE_DISABLED = 0,
|
|
DSI_DMS_MODE_RES_SWITCH_IMMEDIATE,
|
|
};
|
|
|
|
enum dsi_panel_physical_type {
|
|
DSI_DISPLAY_PANEL_TYPE_LCD = 0,
|
|
DSI_DISPLAY_PANEL_TYPE_OLED,
|
|
DSI_DISPLAY_PANEL_TYPE_MAX,
|
|
};
|
|
|
|
struct dsi_dfps_capabilities {
|
|
enum dsi_dfps_type type;
|
|
u32 min_refresh_rate;
|
|
u32 max_refresh_rate;
|
|
u32 *dfps_list;
|
|
u32 dfps_list_len;
|
|
bool dfps_support;
|
|
};
|
|
|
|
struct dsi_dyn_clk_caps {
|
|
bool dyn_clk_support;
|
|
u32 *bit_clk_list;
|
|
u32 bit_clk_list_len;
|
|
enum dsi_dyn_clk_feature_type type;
|
|
bool maintain_const_fps;
|
|
};
|
|
|
|
struct dsi_pinctrl_info {
|
|
struct pinctrl *pinctrl;
|
|
struct pinctrl_state *active;
|
|
struct pinctrl_state *suspend;
|
|
struct pinctrl_state *pwm_pin;
|
|
};
|
|
|
|
struct dsi_panel_phy_props {
|
|
u32 panel_width_mm;
|
|
u32 panel_height_mm;
|
|
enum dsi_panel_rotation rotation;
|
|
};
|
|
|
|
struct dsi_backlight_config {
|
|
enum dsi_backlight_type type;
|
|
enum bl_update_flag bl_update;
|
|
|
|
u32 bl_min_level;
|
|
u32 bl_max_level;
|
|
u32 brightness_max_level;
|
|
u32 bl_level;
|
|
u32 bl_scale;
|
|
u32 bl_scale_sv;
|
|
bool bl_inverted_dbv;
|
|
|
|
int en_gpio;
|
|
/* PWM params */
|
|
struct pwm_device *pwm_bl;
|
|
bool pwm_enabled;
|
|
u32 pwm_period_usecs;
|
|
|
|
/* WLED params */
|
|
struct led_trigger *wled;
|
|
struct backlight_device *raw_bd;
|
|
};
|
|
|
|
struct dsi_reset_seq {
|
|
u32 level;
|
|
u32 sleep_ms;
|
|
};
|
|
|
|
struct dsi_panel_reset_config {
|
|
struct dsi_reset_seq *sequence;
|
|
u32 count;
|
|
|
|
int reset_gpio;
|
|
int disp_en_gpio;
|
|
int lcd_mode_sel_gpio;
|
|
u32 mode_sel_state;
|
|
};
|
|
|
|
enum esd_check_status_mode {
|
|
ESD_MODE_REG_READ,
|
|
ESD_MODE_SW_BTA,
|
|
ESD_MODE_PANEL_TE,
|
|
ESD_MODE_SW_SIM_SUCCESS,
|
|
ESD_MODE_SW_SIM_FAILURE,
|
|
ESD_MODE_MAX
|
|
};
|
|
|
|
struct drm_panel_esd_config {
|
|
bool esd_enabled;
|
|
|
|
enum esd_check_status_mode status_mode;
|
|
struct dsi_panel_cmd_set status_cmd;
|
|
u32 *status_cmds_rlen;
|
|
u32 *status_valid_params;
|
|
u32 *status_value;
|
|
u8 *return_buf;
|
|
u8 *status_buf;
|
|
u32 groups;
|
|
};
|
|
|
|
struct dsi_panel_spr_info {
|
|
bool enable;
|
|
enum msm_display_spr_pack_type pack_type;
|
|
};
|
|
|
|
struct dsi_panel;
|
|
|
|
struct dsi_panel_ops {
|
|
int (*pinctrl_init)(struct dsi_panel *panel);
|
|
int (*gpio_request)(struct dsi_panel *panel);
|
|
int (*pinctrl_deinit)(struct dsi_panel *panel);
|
|
int (*gpio_release)(struct dsi_panel *panel);
|
|
int (*bl_register)(struct dsi_panel *panel);
|
|
int (*bl_unregister)(struct dsi_panel *panel);
|
|
int (*parse_gpios)(struct dsi_panel *panel);
|
|
};
|
|
|
|
struct dsi_panel {
|
|
const char *name;
|
|
const char *type;
|
|
struct device_node *panel_of_node;
|
|
struct mipi_dsi_device mipi_device;
|
|
|
|
struct mutex panel_lock;
|
|
struct drm_panel drm_panel;
|
|
struct mipi_dsi_host *host;
|
|
struct device *parent;
|
|
|
|
struct dsi_host_common_cfg host_config;
|
|
struct dsi_video_engine_cfg video_config;
|
|
struct dsi_cmd_engine_cfg cmd_config;
|
|
enum dsi_op_mode panel_mode;
|
|
bool panel_mode_switch_enabled;
|
|
bool poms_align_vsync;
|
|
|
|
struct dsi_dfps_capabilities dfps_caps;
|
|
struct dsi_dyn_clk_caps dyn_clk_caps;
|
|
struct dsi_panel_phy_props phy_props;
|
|
|
|
struct dsi_display_mode *cur_mode;
|
|
u32 num_timing_nodes;
|
|
u32 num_display_modes;
|
|
|
|
struct dsi_regulator_info power_info;
|
|
struct dsi_backlight_config bl_config;
|
|
struct dsi_panel_reset_config reset_config;
|
|
struct dsi_pinctrl_info pinctrl;
|
|
struct drm_panel_hdr_properties hdr_props;
|
|
struct drm_panel_esd_config esd_config;
|
|
|
|
struct dsi_parser_utils utils;
|
|
|
|
bool lp11_init;
|
|
bool ulps_feature_enabled;
|
|
bool ulps_suspend_enabled;
|
|
bool allow_phy_power_off;
|
|
atomic_t esd_recovery_pending;
|
|
|
|
bool panel_initialized;
|
|
bool te_using_watchdog_timer;
|
|
u32 qsync_min_fps;
|
|
|
|
char dce_pps_cmd[DSI_CMD_PPS_SIZE];
|
|
enum dsi_dms_mode dms_mode;
|
|
|
|
struct dsi_panel_spr_info spr_info;
|
|
|
|
bool sync_broadcast_en;
|
|
u32 dsc_count;
|
|
u32 lm_count;
|
|
|
|
int panel_test_gpio;
|
|
int power_mode;
|
|
enum dsi_panel_physical_type panel_type;
|
|
|
|
struct dsi_panel_ops panel_ops;
|
|
};
|
|
|
|
static inline bool dsi_panel_ulps_feature_enabled(struct dsi_panel *panel)
|
|
{
|
|
return panel->ulps_feature_enabled;
|
|
}
|
|
|
|
static inline bool dsi_panel_initialized(struct dsi_panel *panel)
|
|
{
|
|
return panel->panel_initialized;
|
|
}
|
|
|
|
static inline void dsi_panel_acquire_panel_lock(struct dsi_panel *panel)
|
|
{
|
|
mutex_lock(&panel->panel_lock);
|
|
}
|
|
|
|
static inline void dsi_panel_release_panel_lock(struct dsi_panel *panel)
|
|
{
|
|
mutex_unlock(&panel->panel_lock);
|
|
}
|
|
|
|
static inline bool dsi_panel_is_type_oled(struct dsi_panel *panel)
|
|
{
|
|
return (panel->panel_type == DSI_DISPLAY_PANEL_TYPE_OLED);
|
|
}
|
|
|
|
struct dsi_panel *dsi_panel_get(struct device *parent,
|
|
struct device_node *of_node,
|
|
struct device_node *parser_node,
|
|
const char *type,
|
|
int topology_override,
|
|
bool trusted_vm_env);
|
|
|
|
int dsi_panel_trigger_esd_attack(struct dsi_panel *panel);
|
|
|
|
void dsi_panel_put(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_drv_init(struct dsi_panel *panel, struct mipi_dsi_host *host);
|
|
|
|
int dsi_panel_drv_deinit(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_get_mode_count(struct dsi_panel *panel);
|
|
|
|
void dsi_panel_put_mode(struct dsi_display_mode *mode);
|
|
|
|
int dsi_panel_get_mode(struct dsi_panel *panel,
|
|
u32 index,
|
|
struct dsi_display_mode *mode,
|
|
int topology_override);
|
|
|
|
int dsi_panel_validate_mode(struct dsi_panel *panel,
|
|
struct dsi_display_mode *mode);
|
|
|
|
int dsi_panel_get_host_cfg_for_mode(struct dsi_panel *panel,
|
|
struct dsi_display_mode *mode,
|
|
struct dsi_host_config *config);
|
|
|
|
int dsi_panel_get_phy_props(struct dsi_panel *panel,
|
|
struct dsi_panel_phy_props *phy_props);
|
|
int dsi_panel_get_dfps_caps(struct dsi_panel *panel,
|
|
struct dsi_dfps_capabilities *dfps_caps);
|
|
|
|
int dsi_panel_pre_prepare(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_set_lp1(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_set_lp2(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_set_nolp(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_prepare(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_enable(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_post_enable(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_pre_disable(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_disable(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_unprepare(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_post_unprepare(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_set_backlight(struct dsi_panel *panel, u32 bl_lvl);
|
|
|
|
int dsi_panel_update_pps(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_send_qsync_on_dcs(struct dsi_panel *panel,
|
|
int ctrl_idx);
|
|
int dsi_panel_send_qsync_off_dcs(struct dsi_panel *panel,
|
|
int ctrl_idx);
|
|
|
|
int dsi_panel_send_roi_dcs(struct dsi_panel *panel, int ctrl_idx,
|
|
struct dsi_rect *roi);
|
|
|
|
int dsi_panel_pre_mode_switch_to_video(struct dsi_panel *panel);
|
|
int dsi_panel_pre_mode_switch_to_cmd(struct dsi_panel *panel);
|
|
int dsi_panel_mode_switch_to_cmd(struct dsi_panel *panel);
|
|
int dsi_panel_mode_switch_to_vid(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_switch(struct dsi_panel *panel);
|
|
|
|
int dsi_panel_post_switch(struct dsi_panel *panel);
|
|
|
|
void dsi_dsc_pclk_param_calc(struct msm_display_dsc_info *dsc, int intf_width);
|
|
|
|
void dsi_panel_bl_handoff(struct dsi_panel *panel);
|
|
|
|
struct dsi_panel *dsi_panel_ext_bridge_get(struct device *parent,
|
|
struct device_node *of_node,
|
|
int topology_override);
|
|
|
|
int dsi_panel_parse_esd_reg_read_configs(struct dsi_panel *panel);
|
|
|
|
void dsi_panel_ext_bridge_put(struct dsi_panel *panel);
|
|
|
|
void dsi_panel_calc_dsi_transfer_time(struct dsi_host_common_cfg *config,
|
|
struct dsi_display_mode *mode, u32 frame_threshold_us);
|
|
|
|
#endif /* _DSI_PANEL_H_ */
|