|
@@ -525,8 +525,8 @@ static struct cam_ife_csid_ver2_path_reg_info
|
|
|
.bin_pd_detect_y_end_shift_val = 16,
|
|
|
.lut_bank_0_sel_val = 0,
|
|
|
.lut_bank_1_sel_val = 1,
|
|
|
- .fatal_err_mask = 0x186007,
|
|
|
- .non_fatal_err_mask = 0x10000000,
|
|
|
+ .fatal_err_mask = 0x20186001,
|
|
|
+ .non_fatal_err_mask = 0x12000004,
|
|
|
.sof_irq_mask = 0x10,
|
|
|
.rup_irq_mask = 0x800000,
|
|
|
.epoch0_irq_mask = 0x200000,
|
|
@@ -634,8 +634,8 @@ static struct cam_ife_csid_ver2_path_reg_info
|
|
|
.start_master_sel_shift_val = 4,
|
|
|
.lut_bank_0_sel_val = 0,
|
|
|
.lut_bank_1_sel_val = 1,
|
|
|
- .fatal_err_mask = 0x186007,
|
|
|
- .non_fatal_err_mask = 0x10000000,
|
|
|
+ .fatal_err_mask = 0x20186001,
|
|
|
+ .non_fatal_err_mask = 0x12000004,
|
|
|
.rup_aup_mask = 0x40004,
|
|
|
.top_irq_mask = 0x40,
|
|
|
.epoch0_shift_val = 16,
|
|
@@ -738,8 +738,8 @@ static struct cam_ife_csid_ver2_path_reg_info
|
|
|
.debug_byte_cntr_rst_shift_val = 2,
|
|
|
.offline_mode_en_shift_val = 2,
|
|
|
.ccif_violation_en = 1,
|
|
|
- .fatal_err_mask = 0x186005,
|
|
|
- .non_fatal_err_mask = 0x10000000,
|
|
|
+ .fatal_err_mask = 0x20186001,
|
|
|
+ .non_fatal_err_mask = 0x12000004,
|
|
|
.sof_irq_mask = 0x10,
|
|
|
.rup_irq_mask = 0x800000,
|
|
|
.epoch0_irq_mask = 0x200000,
|
|
@@ -849,8 +849,8 @@ static struct cam_ife_csid_ver2_path_reg_info
|
|
|
.debug_byte_cntr_rst_shift_val = 2,
|
|
|
.offline_mode_en_shift_val = 2,
|
|
|
.ccif_violation_en = 1,
|
|
|
- .fatal_err_mask = 0x186005,
|
|
|
- .non_fatal_err_mask = 0x10000000,
|
|
|
+ .fatal_err_mask = 0x20186001,
|
|
|
+ .non_fatal_err_mask = 0x12000004,
|
|
|
.sof_irq_mask = 0x10,
|
|
|
.rup_irq_mask = 0x800000,
|
|
|
.epoch0_irq_mask = 0x200000,
|
|
@@ -959,8 +959,8 @@ static struct cam_ife_csid_ver2_path_reg_info
|
|
|
.debug_byte_cntr_rst_shift_val = 2,
|
|
|
.offline_mode_en_shift_val = 2,
|
|
|
.ccif_violation_en = 1,
|
|
|
- .fatal_err_mask = 0x186005,
|
|
|
- .non_fatal_err_mask = 0x10000000,
|
|
|
+ .fatal_err_mask = 0x20186001,
|
|
|
+ .non_fatal_err_mask = 0x12000004,
|
|
|
.sof_irq_mask = 0x10,
|
|
|
.rup_irq_mask = 0x800000,
|
|
|
.epoch0_irq_mask = 0x200000,
|
|
@@ -1067,8 +1067,8 @@ static struct cam_ife_csid_ver2_path_reg_info
|
|
|
.debug_byte_cntr_rst_shift_val = 2,
|
|
|
.offline_mode_en_shift_val = 2,
|
|
|
.ccif_violation_en = 1,
|
|
|
- .fatal_err_mask = 0x186005,
|
|
|
- .non_fatal_err_mask = 0x10000000,
|
|
|
+ .fatal_err_mask = 0x20186001,
|
|
|
+ .non_fatal_err_mask = 0x12000004,
|
|
|
.sof_irq_mask = 0x10,
|
|
|
.rup_irq_mask = 0x800000,
|
|
|
.epoch0_irq_mask = 0x200000,
|
|
@@ -1174,8 +1174,8 @@ static struct cam_ife_csid_ver2_path_reg_info
|
|
|
.debug_byte_cntr_rst_shift_val = 2,
|
|
|
.offline_mode_en_shift_val = 2,
|
|
|
.ccif_violation_en = 1,
|
|
|
- .fatal_err_mask = 0x186005,
|
|
|
- .non_fatal_err_mask = 0x10000000,
|
|
|
+ .fatal_err_mask = 0x20186001,
|
|
|
+ .non_fatal_err_mask = 0x12000004,
|
|
|
.sof_irq_mask = 0x10,
|
|
|
.rup_irq_mask = 0x800000,
|
|
|
.epoch0_irq_mask = 0x200000,
|
|
@@ -1256,7 +1256,7 @@ static struct cam_ife_csid_csi2_rx_reg_info
|
|
|
.epd_mode_shift_en = 8,
|
|
|
.eotp_shift_en = 9,
|
|
|
.dyn_sensor_switch_shift_en = 10,
|
|
|
- .rup_aup_latch_shift = 11,
|
|
|
+ .rup_aup_latch_shift = 13,
|
|
|
.rup_aup_latch_supported = true,
|
|
|
.long_pkt_strobe_rst_shift = 0,
|
|
|
.short_pkt_strobe_rst_shift = 1,
|