qcacmn: Add hal_rx_msdu_end_sa_sw_peer_id_get API
Implement hal_rx_msdu_end_sa_sw_peer_id API based on the chipset as the macro to retrieve sa_sw_peer_id value is chipset dependent. Change-Id: I2efd1f851539bbffc8f75c7662045c1f4a3c4469 CRs-Fixed: 2522133
这个提交包含在:

提交者
nshrivas

父节点
56022cb6e1
当前提交
685045eb9c
@@ -721,6 +721,22 @@ hal_rx_mpdu_start_mpdu_qos_control_valid_get_8074v1(uint8_t *buf)
|
||||
&mpdu_start->rx_mpdu_info_details);
|
||||
}
|
||||
|
||||
/**
|
||||
* hal_rx_msdu_end_sa_sw_peer_id_get_8074v1(): API to get the
|
||||
* sa_sw_peer_id from rx_msdu_end TLV
|
||||
* @buf: pointer to the start of RX PKT TLV headers
|
||||
*
|
||||
* Return: sa_sw_peer_id index
|
||||
*/
|
||||
static inline uint32_t
|
||||
hal_rx_msdu_end_sa_sw_peer_id_get_8074v1(uint8_t *buf)
|
||||
{
|
||||
struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
|
||||
struct rx_msdu_end *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
|
||||
|
||||
return HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(msdu_end);
|
||||
}
|
||||
|
||||
struct hal_hw_txrx_ops qca8074_hal_hw_txrx_ops = {
|
||||
|
||||
/* init and setup */
|
||||
@@ -788,6 +804,7 @@ struct hal_hw_txrx_ops qca8074_hal_hw_txrx_ops = {
|
||||
hal_rx_tid_get_8074v1,
|
||||
hal_rx_hw_desc_get_ppduid_get_8074v1,
|
||||
hal_rx_mpdu_start_mpdu_qos_control_valid_get_8074v1,
|
||||
hal_rx_msdu_end_sa_sw_peer_id_get_8074v1,
|
||||
};
|
||||
|
||||
struct hal_hw_srng_config hw_srng_table_8074[] = {
|
||||
|
@@ -215,6 +215,12 @@
|
||||
RX_MPDU_INFO_2_MPDU_QOS_CONTROL_VALID_OFFSET)), \
|
||||
RX_MPDU_INFO_2_MPDU_QOS_CONTROL_VALID_MASK, \
|
||||
RX_MPDU_INFO_2_MPDU_QOS_CONTROL_VALID_LSB))
|
||||
|
||||
#define HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(_rx_msdu_end) \
|
||||
(_HAL_MS((*_OFFSET_TO_WORD_PTR(_rx_msdu_end, \
|
||||
RX_MSDU_END_16_SA_SW_PEER_ID_OFFSET)), \
|
||||
RX_MSDU_END_16_SA_SW_PEER_ID_MASK, \
|
||||
RX_MSDU_END_16_SA_SW_PEER_ID_LSB))
|
||||
/*
|
||||
* hal_rx_msdu_start_nss_get_8074(): API to get the NSS
|
||||
* Interval from rx_msdu_start
|
||||
|
在新工单中引用
屏蔽一个用户