asoc: lpass-cdc: reset RX_TX_CORE_CLK and WSA_TX_CORE_CLK during SSR/PDR
Sometimes after SSR/DPR is triggered, RX_TX_CORE_CLK, WSA_TX_CORE_CLK and WSA2_TX_CORE_CLK are not reset which causes WSA or WCD not detected. Make this change to add reset during SSR. Change-Id: I343f2f92244de3eee844e220a6201b389dc647b4 Signed-off-by: Meng Wang <mengw@codeaurora.org>
This commit is contained in:
@@ -1567,6 +1567,7 @@ static int lpass_cdc_rx_macro_event_handler(struct snd_soc_component *component,
|
||||
break;
|
||||
case LPASS_CDC_MACRO_EVT_CLK_RESET:
|
||||
lpass_cdc_rsc_clk_reset(rx_dev, RX_CORE_CLK);
|
||||
lpass_cdc_rsc_clk_reset(rx_dev, RX_TX_CORE_CLK);
|
||||
break;
|
||||
case LPASS_CDC_MACRO_EVT_RX_PA_GAIN_UPDATE:
|
||||
rx_priv->rx0_gain_val = snd_soc_component_read(component,
|
||||
|
Reference in New Issue
Block a user