|
@@ -35,7 +35,7 @@
|
|
|
|
|
|
#define PCI_DMA_MASK_32_BIT DMA_BIT_MASK(32)
|
|
|
#define PCI_DMA_MASK_36_BIT DMA_BIT_MASK(36)
|
|
|
-#define PCI_DMA_MASK_64_BIT ~0ULL
|
|
|
+#define PCI_DMA_MASK_64_BIT DMA_BIT_MASK(64)
|
|
|
|
|
|
#define MHI_NODE_NAME "qcom,mhi"
|
|
|
#define MHI_MSI_NAME "MHI"
|
|
@@ -5187,6 +5187,7 @@ static int cnss_pci_enable_bus(struct cnss_pci_data *pci_priv)
|
|
|
|
|
|
switch (device_id) {
|
|
|
case QCA6174_DEVICE_ID:
|
|
|
+ case QCN7605_DEVICE_ID:
|
|
|
pci_priv->dma_bit_mask = PCI_DMA_MASK_32_BIT;
|
|
|
break;
|
|
|
case QCA6390_DEVICE_ID:
|
|
@@ -5196,9 +5197,6 @@ static int cnss_pci_enable_bus(struct cnss_pci_data *pci_priv)
|
|
|
case PEACH_DEVICE_ID:
|
|
|
pci_priv->dma_bit_mask = PCI_DMA_MASK_36_BIT;
|
|
|
break;
|
|
|
- case QCN7605_DEVICE_ID:
|
|
|
- pci_priv->dma_bit_mask = PCI_DMA_MASK_64_BIT;
|
|
|
- break;
|
|
|
default:
|
|
|
pci_priv->dma_bit_mask = PCI_DMA_MASK_32_BIT;
|
|
|
break;
|