|
@@ -5087,6 +5087,39 @@ static int _sde_hardware_pre_caps(struct sde_mdss_cfg *sde_cfg, uint32_t hw_rev)
|
|
|
set_bit(SDE_FEATURE_VBIF_DISABLE_SHAREABLE, sde_cfg->features);
|
|
|
set_bit(SDE_FEATURE_DITHER_LUMA_MODE, sde_cfg->features);
|
|
|
sde_cfg->mdss_hw_block_size = 0x158;
|
|
|
+ } else if (IS_KALAMA_TARGET(hw_rev)) {
|
|
|
+ set_bit(SDE_FEATURE_DEDICATED_CWB, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_CWB_DITHER, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_WB_UBWC, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_CWB_CROP, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_QSYNC, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_3D_MERGE_RESET, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_HDR_PLUS, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_INLINE_SKIP_THRESHOLD, sde_cfg->features);
|
|
|
+ set_bit(SDE_MDP_DHDR_MEMPOOL_4K, &sde_cfg->mdp[0].features);
|
|
|
+ set_bit(SDE_FEATURE_VIG_P010, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_VBIF_DISABLE_SHAREABLE, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_DITHER_LUMA_MODE, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_SYSCACHE, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_MULTIRECT_ERROR, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_FP16, sde_cfg->features);
|
|
|
+ set_bit(SDE_MDP_PERIPH_TOP_0_REMOVED, &sde_cfg->mdp[0].features);
|
|
|
+ set_bit(SDE_FEATURE_DEMURA, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_UBWC_STATS, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_HW_VSYNC_TS, sde_cfg->features);
|
|
|
+ set_bit(SDE_FEATURE_AVR_STEP, sde_cfg->features);
|
|
|
+ sde_cfg->allowed_dsc_reservation_switch = SDE_DP_DSC_RESERVATION_SWITCH;
|
|
|
+ sde_cfg->perf.min_prefill_lines = 40;
|
|
|
+ sde_cfg->vbif_qos_nlvl = 8;
|
|
|
+ sde_cfg->ts_prefill_rev = 2;
|
|
|
+ sde_cfg->ctl_rev = SDE_CTL_CFG_VERSION_1_0_0;
|
|
|
+ sde_cfg->true_inline_rot_rev = SDE_INLINE_ROT_VERSION_2_0_1;
|
|
|
+ sde_cfg->uidle_cfg.uidle_rev = SDE_UIDLE_VERSION_1_0_2;
|
|
|
+ sde_cfg->mdss_hw_block_size = 0x158;
|
|
|
+ sde_cfg->demura_supported[SSPP_DMA1][0] = 0;
|
|
|
+ sde_cfg->demura_supported[SSPP_DMA1][1] = 1;
|
|
|
+ sde_cfg->demura_supported[SSPP_DMA3][0] = 0;
|
|
|
+ sde_cfg->demura_supported[SSPP_DMA3][1] = 1;
|
|
|
} else {
|
|
|
SDE_ERROR("unsupported chipset id:%X\n", hw_rev);
|
|
|
sde_cfg->perf.min_prefill_lines = 0xffff;
|