samsung-sm8650/android_kernel_samsung_sm8650-modules
1
0
Förgrening 0
Kod Ärenden Pull-förfrågningar Actions Packages Projekt Släpp Wiki Aktiviteter

disp: msm: dsi: rework DSI PLL to be configured within PHY

Bläddra i källkod 
Change avoids clock framework APIs to configure the DSI PHY
PLL. It follows HW recommendation to set the byte and pclk
dividers.

Change-Id: I8c110f3997e4ec4c2eaa28778b70091855725ab8
Signed-off-by: Satya Rama Aditya Pinapala <psraditya30@codeaurora.org>
This commit is contained in:
Satya Rama Aditya Pinapala
2020-01-25 14:25:11 -08:00
förälder 819630e6b0
incheckning 0a93edbae6
16 ändrade filer med 1176 tillägg och 4197 borttagningar
Download Patch File Download Diff File Expand all files Collapse all files

25
msm/dsi/dsi_clk.h
Visa fil

@@ -1,6 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
* Copyright (c) 2016-2021, The Linux Foundation. All rights reserved.
*/
#ifndef _DSI_CLK_H_
@@ -173,6 +173,25 @@ typedef int (*pre_clockon_cb)(void *priv,
enum dsi_clk_state new_state);
/**
* typedef *phy_configure_cb() - Callback to configure PHY for PLL clocks
* @priv: private data pointer.
* @commit: boolean to specify if calculated PHY configuration needs to be
* committed. Set to false in case of dynamic clock switch.
*
* @return: error code.
*/
typedef int (*phy_configure_cb)(void *priv, bool commit);
/**
* typedef *pll_toggle_cb() - Callback to toggle PHY PLL
* @priv: private data pointer.
* @prepare: specifies if the PLL needs to be turned on or off.
*
* @return: error code.
*/
typedef int (*pll_toggle_cb)(void *priv, bool prepare);
/**
* struct dsi_clk_info - clock information for DSI hardware.
* @name: client name.
@@ -185,6 +204,8 @@ typedef int (*pre_clockon_cb)(void *priv,
* @post_clkoff_cb callback after clock is turned off
* @post_clkon_cb callback after clock is turned on
* @pre_clkon_cb callback before clock is turned on
* @phy_config_cb callback to configure PHY PLL
* @phy_pll_toggle_cb callback to toggle PHY PLL state
* @priv_data pointer to private data
* @master_ndx master DSI controller index
* @dsi_ctrl_count number of DSI controllers
@@ -199,6 +220,8 @@ struct dsi_clk_info {
post_clockoff_cb post_clkoff_cb;
post_clockon_cb post_clkon_cb;
pre_clockon_cb pre_clkon_cb;
phy_configure_cb phy_config_cb;
pll_toggle_cb phy_pll_toggle_cb;
void *priv_data;
u32 master_ndx;
u32 dsi_ctrl_count;