fcf7157ba3
"struct davinci_uart_config" was introduced to specify UART ports brought out or enabled on the board. But none of the boards use it for that purpose and we are not going to add anymore board files, so remove the structure. Signed-off-by: Manjunathappa, Prakash <prakash.pm@ti.com> Suggested-by: Sekhar Nori <nsekhar@ti.com> [nsekhar@ti.com: split patch to remove davinci_serial_setup_clk() changes.] Signed-off-by: Sekhar Nori <nsekhar@ti.com>
47 lines
1.3 KiB
C
47 lines
1.3 KiB
C
/*
|
|
* DaVinci serial device definitions
|
|
*
|
|
* Author: Kevin Hilman, MontaVista Software, Inc. <source@mvista.com>
|
|
*
|
|
* 2007 (c) MontaVista Software, Inc. This file is licensed under
|
|
* the terms of the GNU General Public License version 2. This program
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
* or implied.
|
|
*/
|
|
#ifndef __ASM_ARCH_SERIAL_H
|
|
#define __ASM_ARCH_SERIAL_H
|
|
|
|
#include <asm/memory.h>
|
|
|
|
#include <mach/hardware.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#define DAVINCI_UART0_BASE (IO_PHYS + 0x20000)
|
|
#define DAVINCI_UART1_BASE (IO_PHYS + 0x20400)
|
|
#define DAVINCI_UART2_BASE (IO_PHYS + 0x20800)
|
|
|
|
#define DA8XX_UART0_BASE (IO_PHYS + 0x042000)
|
|
#define DA8XX_UART1_BASE (IO_PHYS + 0x10c000)
|
|
#define DA8XX_UART2_BASE (IO_PHYS + 0x10d000)
|
|
|
|
#define TNETV107X_UART0_BASE 0x08108100
|
|
#define TNETV107X_UART1_BASE 0x08088400
|
|
#define TNETV107X_UART2_BASE 0x08108300
|
|
|
|
#define TNETV107X_UART0_VIRT IOMEM(0xfee08100)
|
|
#define TNETV107X_UART1_VIRT IOMEM(0xfed88400)
|
|
#define TNETV107X_UART2_VIRT IOMEM(0xfee08300)
|
|
|
|
/* DaVinci UART register offsets */
|
|
#define UART_DAVINCI_PWREMU 0x0c
|
|
#define UART_DM646X_SCR 0x10
|
|
#define UART_DM646X_SCR_TX_WATERMARK 0x08
|
|
|
|
#ifndef __ASSEMBLY__
|
|
extern int davinci_serial_init(struct platform_device *);
|
|
extern int davinci_serial_setup_clk(unsigned instance, unsigned int *rate);
|
|
#endif
|
|
|
|
#endif /* __ASM_ARCH_SERIAL_H */
|