Files
android_kernel_xiaomi_sm8450/drivers/gpu/drm/sun4i
Giulio Benetti fa4127c5eb drm/sun4i: fix HSYNC and VSYNC polarity
Differently from other Lcd signals, HSYNC and VSYNC signals
result inverted if their bits are cleared to 0.

Invert their settings of IO_POL register.

Signed-off-by: Giulio Benetti <giulio.benetti@micronovasrl.com>
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1518717288-123578-1-git-send-email-giulio.benetti@micronovasrl.com
2018-02-16 21:16:03 +01:00
..
2018-02-16 09:38:30 +01:00
2018-02-16 09:38:30 +01:00
2017-06-01 09:47:23 +02:00
2018-01-04 20:37:17 +01:00
2018-01-04 20:37:17 +01:00
2017-12-05 13:22:44 +01:00
2017-12-05 13:22:44 +01:00