Michael Trimarchi
f5a4670de9
clk: imx: Add new clo01 and clo2 controlled by CCOSR
osc->cko2_sel->cko2_podf->clk_cko2->clk_cko
Example of usage to provide clock to the sgtl5000
codec: sgtl5000@0a {
compatible = "fsl,sgtl5000";
reg = <0x0a>;
clocks = <&clks IMX6UL_CLK_OSC>;
#sound-dai-cells = <0>;
clocks = <&clks IMX6UL_CLK_CKO>;
assigned-clocks = <&clks IMX6UL_CLK_CKO2_SEL>,
<&clks IMX6UL_CLK_CKO2_PODF>,
<&clks IMX6UL_CLK_CKO2>,
<&clks IMX6UL_CLK_CKO>;
assigned-clock-parents = <&clks IMX6UL_CLK_OSC>,
<&clks IMX6UL_CLK_CKO2_SEL>,
<&clks IMX6UL_CLK_CKO2_PODF>,
<&clks IMX6UL_CLK_CKO2>;
clock-names = "mclk";
wlf,shared-lrclk;
Signed-off-by: Matteo Lisi <matteo.lisi@engicam.com>
Signed-off-by: Michael Trimarchi <michael@amarulasolutions.com>
Tested-by: Michael Trimarchi <michael@amarulasolutions.com>
Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
2018-05-15 15:26:33 -07:00
..
2014-10-28 10:47:57 +01:00
2017-12-15 09:39:11 -08:00
2014-06-10 16:53:25 -07:00
2018-05-15 15:26:33 -07:00
2017-11-02 11:10:55 +01:00
2015-08-23 18:55:10 +05:30
2018-04-05 21:18:09 -07:00
2015-08-24 14:05:09 +02:00
2017-11-02 11:10:55 +01:00
2018-03-14 10:13:22 -07:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2018-02-22 12:45:42 -05:00
2017-12-13 12:53:43 +01:00
2018-03-05 09:04:25 +01:00
2017-09-04 21:19:02 +02:00
2017-11-02 11:10:55 +01:00
2018-02-14 15:33:43 -05:00
2017-10-23 11:19:27 +05:30
2018-03-02 08:44:24 +01:00
2018-04-05 21:29:35 -07:00
2017-11-02 11:10:55 +01:00
2014-10-20 12:23:50 +01:00
2018-04-13 15:51:06 -07:00
2017-11-02 11:10:55 +01:00
2018-03-12 14:15:51 -07:00
2014-02-15 11:55:28 -08:00
2017-11-16 15:48:26 -08:00