Files
android_kernel_xiaomi_sm8450/arch/x86/include/asm
Reinette Chatre f3d44f18b0 x86/resctrl: Support CPUID enumeration of MBM counter width
The original Memory Bandwidth Monitoring (MBM) architectural
definition defines counters of up to 62 bits in the
IA32_QM_CTR MSR while the first-generation MBM implementation
uses statically defined 24 bit counters.

Expand the MBM CPUID enumeration properties to include the MBM
counter width. The previously undefined EAX output register contains,
in bits [7:0], the MBM counter width encoded as an offset from
24 bits. Enumerating this property is only specified for Intel
CPUs.

Suggested-by: Borislav Petkov <bp@suse.de>
Signed-off-by: Reinette Chatre <reinette.chatre@intel.com>
Signed-off-by: Borislav Petkov <bp@suse.de>
Link: https://lkml.kernel.org/r/afa3af2f753f6bc301fb743bc8944e749cb24afa.1588715690.git.reinette.chatre@intel.com
2020-05-06 18:02:41 +02:00
..
2020-03-26 15:02:14 -04:00
2019-07-22 12:00:51 +02:00
2020-01-23 10:41:20 -08:00
2018-12-03 10:49:13 +01:00
2020-01-24 15:00:35 -06:00
2020-03-09 14:51:31 +00:00
2018-08-15 13:44:10 -07:00
2019-07-03 16:35:23 +02:00
2019-04-16 12:26:18 +02:00
2017-12-22 20:13:04 +01:00
2019-04-22 11:42:59 +02:00
2019-07-17 23:17:38 +02:00
2020-01-23 10:41:20 -08:00
2019-07-22 12:00:51 +02:00
2019-06-17 12:43:44 +02:00
2019-09-24 16:15:36 +02:00
2018-03-20 10:01:57 +01:00
2019-04-10 09:53:31 +02:00
2020-03-21 16:03:25 +01:00
2020-01-14 12:20:58 +01:00
2020-03-23 18:45:14 +01:00
2020-01-14 12:20:58 +01:00