Files
android_kernel_xiaomi_sm8450/arch/mips/include/asm
WANG Xuerui efd1b4ad3d MIPS: only register FTLBPar exception handler for supported models
Previously ExcCode 16 is unconditionally treated as the FTLB parity
exception (FTLBPar), but in fact its semantic is implementation-
dependent. Looking at various manuals it seems the FTLBPar exception is
only present on some recent MIPS Technologies cores, so only register
the handler on these.

Fixes: 75b5b5e0a2 ("MIPS: Add support for FTLBs")
Reviewed-by: Huacai Chen <chenhc@lemote.com>
Signed-off-by: WANG Xuerui <git@xen0n.name>
Cc: Paul Burton <paulburton@kernel.org>
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
2020-07-31 17:52:10 +02:00
..
2020-05-22 09:09:01 +02:00
2020-07-24 11:13:57 +02:00
2020-05-22 09:09:01 +02:00
2019-10-31 15:03:10 -07:00
2020-05-22 09:09:01 +02:00
2020-05-22 09:09:01 +02:00
2019-05-22 18:45:52 -07:00
2020-05-22 09:09:01 +02:00
2020-07-28 22:49:53 +02:00
2020-07-24 10:53:23 +02:00
2020-05-19 17:39:32 +02:00
2019-02-04 10:56:41 -08:00
2019-02-04 10:56:41 -08:00
2020-05-22 09:10:53 +02:00
2020-05-07 11:55:47 +02:00
2019-07-01 17:51:40 +02:00
2019-10-31 15:03:10 -07:00
2018-08-01 13:20:15 -07:00
2020-05-22 09:09:01 +02:00
2020-05-22 09:09:01 +02:00
2019-04-03 10:32:54 +02:00
2019-10-02 14:06:41 -07:00
2019-07-25 21:45:05 -07:00
2020-07-16 10:52:35 +02:00
2016-05-09 12:00:02 +02:00