Files
android_kernel_xiaomi_sm8450/include/dt-bindings/clock
Stephen Boyd ea4f7872c7 Merge branches 'clk-ingenic-fixes', 'clk-max9485', 'clk-pxa-32k-pll', 'clk-aspeed' and 'clk-imx6sll-gpio' into clk-next
* clk-ingenic-fixes:
  :  - Ingenic i2s bit update and allow UDC clk to gate
  clk: ingenic: Add missing flag for UDC clock
  clk: ingenic: Fix incorrect data for the i2s clock

* clk-max9485:
  :  - Maxim 9485 Programmable Clock Generator
  clk: Add driver for MAX9485
  dts: clk: add devicetree bindings for MAX9485

* clk-pxa-32k-pll:
  :  - Expose 32 kHz PLL on PXA SoCs
  clk: pxa: export 32kHz PLL

* clk-aspeed:
  :  - Fix name of aspeed SDC clk define to have only one 'CLK'
  clk: aspeed: Fix SDCLK name

* clk-imx6sll-gpio:
  :  - imx6sll GPIO clk gate support
  clk: imx6sll: add GPIO LPCGs
2018-08-14 22:58:39 -07:00
..
2018-07-06 13:56:06 -07:00
2015-10-01 12:39:44 -07:00
2014-07-28 23:30:46 -07:00
2017-06-19 19:02:42 -07:00
2014-03-19 15:23:53 +08:00
2014-09-28 10:27:09 +08:00
2018-07-06 13:58:20 -07:00
2015-06-18 15:44:48 -07:00
2015-06-18 15:44:47 -07:00
2018-07-06 13:52:57 -07:00
2017-08-19 17:04:37 +08:00
2017-01-30 08:37:30 +01:00
2017-01-30 08:37:51 +01:00