952111d7db
There is no agreed-upon definition of spin_unlock_wait()'s semantics, and it appears that all callers could do just as well with a lock/unlock pair. This commit therefore removes the underlying arch-specific arch_spin_unlock_wait() for all architectures providing them. Signed-off-by: Paul E. McKenney <paulmck@linux.vnet.ibm.com> Cc: <linux-arch@vger.kernel.org> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Alan Stern <stern@rowland.harvard.edu> Cc: Andrea Parri <parri.andrea@gmail.com> Cc: Linus Torvalds <torvalds@linux-foundation.org> Acked-by: Will Deacon <will.deacon@arm.com> Acked-by: Boqun Feng <boqun.feng@gmail.com>
102 lines
2.4 KiB
C
102 lines
2.4 KiB
C
/*
|
|
* Copyright 2004-2009 Analog Devices Inc.
|
|
*
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
#ifndef __BFIN_SPINLOCK_H
|
|
#define __BFIN_SPINLOCK_H
|
|
|
|
#ifndef CONFIG_SMP
|
|
# include <asm-generic/spinlock.h>
|
|
#else
|
|
|
|
#include <linux/atomic.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/barrier.h>
|
|
|
|
asmlinkage int __raw_spin_is_locked_asm(volatile int *ptr);
|
|
asmlinkage void __raw_spin_lock_asm(volatile int *ptr);
|
|
asmlinkage int __raw_spin_trylock_asm(volatile int *ptr);
|
|
asmlinkage void __raw_spin_unlock_asm(volatile int *ptr);
|
|
asmlinkage void __raw_read_lock_asm(volatile int *ptr);
|
|
asmlinkage int __raw_read_trylock_asm(volatile int *ptr);
|
|
asmlinkage void __raw_read_unlock_asm(volatile int *ptr);
|
|
asmlinkage void __raw_write_lock_asm(volatile int *ptr);
|
|
asmlinkage int __raw_write_trylock_asm(volatile int *ptr);
|
|
asmlinkage void __raw_write_unlock_asm(volatile int *ptr);
|
|
|
|
static inline int arch_spin_is_locked(arch_spinlock_t *lock)
|
|
{
|
|
return __raw_spin_is_locked_asm(&lock->lock);
|
|
}
|
|
|
|
static inline void arch_spin_lock(arch_spinlock_t *lock)
|
|
{
|
|
__raw_spin_lock_asm(&lock->lock);
|
|
}
|
|
|
|
#define arch_spin_lock_flags(lock, flags) arch_spin_lock(lock)
|
|
|
|
static inline int arch_spin_trylock(arch_spinlock_t *lock)
|
|
{
|
|
return __raw_spin_trylock_asm(&lock->lock);
|
|
}
|
|
|
|
static inline void arch_spin_unlock(arch_spinlock_t *lock)
|
|
{
|
|
__raw_spin_unlock_asm(&lock->lock);
|
|
}
|
|
|
|
static inline int arch_read_can_lock(arch_rwlock_t *rw)
|
|
{
|
|
return __raw_uncached_fetch_asm(&rw->lock) > 0;
|
|
}
|
|
|
|
static inline int arch_write_can_lock(arch_rwlock_t *rw)
|
|
{
|
|
return __raw_uncached_fetch_asm(&rw->lock) == RW_LOCK_BIAS;
|
|
}
|
|
|
|
static inline void arch_read_lock(arch_rwlock_t *rw)
|
|
{
|
|
__raw_read_lock_asm(&rw->lock);
|
|
}
|
|
|
|
#define arch_read_lock_flags(lock, flags) arch_read_lock(lock)
|
|
|
|
static inline int arch_read_trylock(arch_rwlock_t *rw)
|
|
{
|
|
return __raw_read_trylock_asm(&rw->lock);
|
|
}
|
|
|
|
static inline void arch_read_unlock(arch_rwlock_t *rw)
|
|
{
|
|
__raw_read_unlock_asm(&rw->lock);
|
|
}
|
|
|
|
static inline void arch_write_lock(arch_rwlock_t *rw)
|
|
{
|
|
__raw_write_lock_asm(&rw->lock);
|
|
}
|
|
|
|
#define arch_write_lock_flags(lock, flags) arch_write_lock(lock)
|
|
|
|
static inline int arch_write_trylock(arch_rwlock_t *rw)
|
|
{
|
|
return __raw_write_trylock_asm(&rw->lock);
|
|
}
|
|
|
|
static inline void arch_write_unlock(arch_rwlock_t *rw)
|
|
{
|
|
__raw_write_unlock_asm(&rw->lock);
|
|
}
|
|
|
|
#define arch_spin_relax(lock) cpu_relax()
|
|
#define arch_read_relax(lock) cpu_relax()
|
|
#define arch_write_relax(lock) cpu_relax()
|
|
|
|
#endif
|
|
|
|
#endif /* !__BFIN_SPINLOCK_H */
|