Files
android_kernel_xiaomi_sm8450/drivers/clk
Jerome Brunet e40c7e3cda clk: meson: clk-pll: add enable bit
Add the enable the bit of the pll clocks.
These pll clocks may be disabled but we can't model this as an external
gate since the pll needs to lock when enabled.

Adding this bit allows to drop the poke of the first register of PLL.
This will be useful to model the different components of the pll using
generic clocks elements

Acked-by: Neil Armstrong <narmstrong@baylibre.com>
Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Tested-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
2018-09-26 12:00:28 +02:00
..
2018-07-06 11:12:20 -07:00
2017-11-03 09:02:30 -07:00
2018-09-26 12:00:28 +02:00
2017-11-01 23:25:43 -07:00
2018-07-06 13:52:57 -07:00
2018-03-16 15:53:30 -07:00
2018-06-12 16:19:22 -07:00
2018-06-12 16:19:22 -07:00
2016-03-02 17:48:26 -08:00
2018-07-06 13:44:06 -07:00
2016-10-23 10:18:45 -07:00
2017-11-01 23:25:51 -07:00
2017-11-01 23:25:51 -07:00
2018-07-06 13:44:06 -07:00