Bjorn Helgaas
d537a3abb4
PCI: pciehp: Reduce PCIe slot_ctrl to 16 bits
...
4283c70e91
("PCI: pciehp: Make pcie_wait_cmd() self-contained") added
a cache of the most recent command written to the Slot Control register.
This register is only 16 bits wide, but the cache ("slot_ctrl") is 32 bits.
Reduce slot_ctrl to a u16 so it matches the register size. No functional
change.
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com >
2014-09-12 20:12:29 -06:00
..
2014-09-12 20:01:27 -06:00
2014-06-10 13:36:10 -06:00
2014-09-12 20:09:50 -06:00
2013-12-07 01:03:14 +01:00
2014-06-11 21:08:49 +02:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:19 -06:00
2013-11-14 11:28:18 -07:00
2014-06-10 20:20:42 -06:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:19 -06:00
2013-04-17 10:21:17 -06:00
2014-06-10 20:20:19 -06:00
2014-07-07 14:53:44 -06:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:42 -06:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:42 -06:00
2014-06-10 20:20:42 -06:00
2013-11-14 11:28:18 -07:00
2013-11-14 11:28:18 -07:00
2014-09-12 20:02:00 -06:00
2014-06-10 20:20:42 -06:00
2014-06-10 20:20:19 -06:00
2014-06-16 11:47:37 -06:00
2014-06-10 20:20:42 -06:00
2014-09-12 20:12:29 -06:00
2014-09-12 20:09:47 -06:00
2014-09-12 20:12:29 -06:00
2014-06-10 20:20:19 -06:00
2014-05-27 14:57:55 -06:00
2008-06-10 14:37:03 -07:00
2013-04-17 10:21:17 -06:00
2014-06-26 17:12:24 +01:00
2013-11-14 11:28:18 -07:00
2013-11-14 11:28:18 -07:00
2013-11-14 11:28:18 -07:00
2014-07-22 09:26:21 +02:00
2014-06-10 20:20:42 -06:00
2014-06-10 20:20:42 -06:00
2014-06-12 13:20:24 -07:00
2014-06-10 20:20:42 -06:00
2014-09-12 20:09:49 -06:00
2014-06-10 20:20:19 -06:00
2014-06-10 20:20:19 -06:00