Files
android_kernel_xiaomi_sm8450/arch/arc/include/asm
Vineet Gupta d1f317d825 ARCv2: MMUv4: cache programming model changes
Caveats about cache flush on ARCv2 based cores

- dcache is PIPT so paddr is sufficient for cache maintenance ops (no
  need to setup PTAG reg

- icache is still VIPT but only aliasing configs need PTAG setup

So basically this is departure from MMU-v3 which always need vaddr in
line ops registers (DC_IVDL, DC_FLDL, IC_IVIL) but paddr in DC_PTAG,
IC_PTAG respectively.

Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
2015-06-22 14:06:55 +05:30
..
2013-01-28 12:34:21 +05:30
2015-05-10 12:06:57 +05:30
2013-02-11 20:00:30 +05:30
2013-09-05 10:31:12 +05:30
2013-02-15 23:15:54 +05:30
2013-02-15 23:16:00 +05:30
2013-11-06 10:41:45 +05:30
2013-02-15 23:16:02 +05:30
2013-11-15 09:32:16 +09:00
2013-02-11 20:00:31 +05:30
2014-10-13 14:46:17 +05:30
2013-06-22 19:23:26 +05:30
2013-02-11 20:00:39 +05:30
2013-06-22 13:46:42 +05:30
2013-06-22 13:46:42 +05:30
2013-11-06 10:41:45 +05:30