Stephen Boyd
b396b3d206
Merge branch 'clk-amlogic' into clk-next
* clk-amlogic:
clk: meson: meson8b: add the vclk2_en gate clock
clk: meson: meson8b: add the vclk_en gate clock
clk: meson: meson8b: Drop CLK_IS_CRITICAL from fclk_div2
clk: meson: g12a: Add support for NNA CLK source clocks
dt-bindings: clk: g12a-clkc: Add NNA CLK Source clock IDs
2020-07-21 01:01:11 -07:00
..
2019-07-29 12:42:48 +02:00
2019-01-07 15:21:43 +01:00
2019-10-14 17:06:27 +02:00
2019-10-08 09:29:23 +02:00
2019-07-29 12:42:49 +02:00
2018-09-26 12:01:57 +02:00
2019-08-09 12:10:03 +02:00
2019-08-09 12:10:03 +02:00
2019-02-02 17:43:32 +01:00
2019-02-02 17:43:32 +01:00
2019-12-23 18:53:13 -08:00
2019-05-20 12:19:29 +02:00
2019-12-23 18:53:13 -08:00
2019-02-02 17:43:32 +01:00
2020-01-31 13:12:14 -08:00
2019-04-01 10:45:11 +02:00
2019-02-02 17:43:32 +01:00
2019-07-29 12:42:49 +02:00
2019-07-29 12:42:48 +02:00
2019-04-01 10:45:11 +02:00
2020-06-19 17:16:39 +02:00
2020-06-19 17:16:39 +02:00
2019-07-29 12:42:48 +02:00
2019-01-07 15:21:22 +01:00
2020-04-16 12:23:05 +02:00
2020-02-13 17:26:04 +01:00
2019-08-09 12:10:03 +02:00
2019-12-11 14:06:29 +01:00
2019-12-11 14:06:29 +01:00
2020-07-09 11:37:44 +02:00
2020-07-21 01:01:11 -07:00
2019-07-29 12:42:48 +02:00
2019-07-29 12:42:48 +02:00
2019-07-29 12:42:49 +02:00
2019-07-29 12:42:49 +02:00
2019-02-02 17:43:32 +01:00
2019-12-23 18:53:13 -08:00
2019-02-02 17:43:32 +01:00
2019-03-29 09:41:30 +01:00
2019-02-02 17:43:32 +01:00