Files
android_kernel_xiaomi_sm8450/arch/x86/kernel
Tom Lendacky baf6d6c39e x86/cpu: Add VM page flush MSR availablility as a CPUID feature
commit 69372cf01290b9587d2cee8fbe161d75d55c3adc upstream.

On systems that do not have hardware enforced cache coherency between
encrypted and unencrypted mappings of the same physical page, the
hypervisor can use the VM page flush MSR (0xc001011e) to flush the cache
contents of an SEV guest page. When a small number of pages are being
flushed, this can be used in place of issuing a WBINVD across all CPUs.

CPUID 0x8000001f_eax[2] is used to determine if the VM page flush MSR is
available. Add a CPUID feature to indicate it is supported and define the
MSR.

Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com>
Message-Id: <f1966379e31f9b208db5257509c4a089a87d33d0.1607620209.git.thomas.lendacky@amd.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2023-08-08 19:57:39 +02:00
..
2023-08-08 19:57:37 +02:00
2022-07-21 21:20:17 +02:00
2022-07-25 11:26:45 +02:00
2022-07-25 11:26:36 +02:00
2023-03-11 16:39:23 +01:00
2020-06-02 10:59:12 -07:00
2020-08-20 13:12:58 +02:00
2020-07-27 14:31:07 -04:00
2020-07-27 14:31:07 -04:00
2022-07-25 11:26:40 +02:00