Files
android_kernel_xiaomi_sm8450/arch/mips/include/asm
Hauke Mehrtens 390d1b461e MIPS: lantiq: Use CP0_LEGACY_COMPARE_IRQ
Instead of using the lantiq specific MIPS_CPU_TIMER_IRQ use the generic
CP0_LEGACY_COMPARE_IRQ constant for the timer interrupt number.
MIPS_CPU_TIMER_IRQ was already defined to 7 for both supported SoC
families.

Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
Signed-off-by: Paul Burton <paul.burton@mips.com>
Cc: jhogan@kernel.org
Cc: ralf@linux-mips.org
Cc: john@phrozen.org
Cc: linux-mips@linux-mips.org
Cc: linux-mips@vger.kernel.org
2019-01-07 13:38:35 -08:00
..
2018-06-24 09:26:04 -07:00
2017-11-03 09:02:30 -07:00
2016-04-03 12:32:09 +02:00
2019-01-04 13:13:46 -08:00
2017-08-29 15:21:51 +02:00
2018-11-09 10:23:15 -08:00
2018-09-22 10:32:34 -07:00
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2018-05-07 07:15:41 +02:00
2017-06-08 14:51:58 +02:00
2017-11-03 09:02:30 -07:00
2016-04-03 12:32:09 +02:00
2018-08-01 13:20:15 -07:00
2017-11-03 09:02:30 -07:00
2016-05-09 12:00:02 +02:00
2017-11-03 09:02:30 -07:00