Shaik Sajida Bhanu
66651d7199
mmc: sdhci-msm: Reset GCC_SDCC_BCR register for SDHC
commit 3e5a8e8494a8122fe4eb3f167662f406cab753b9 upstream.
Reset GCC_SDCC_BCR register before every fresh initilazation. This will
reset whole SDHC-msm controller, clears the previous power control
states and avoids, software reset timeout issues as below.
[ 5.458061][ T262] mmc1: Reset 0x1 never completed.
[ 5.462454][ T262] mmc1: sdhci: ============ SDHCI REGISTER DUMP ===========
[ 5.469065][ T262] mmc1: sdhci: Sys addr: 0x00000000 | Version: 0x00007202
[ 5.475688][ T262] mmc1: sdhci: Blk size: 0x00000000 | Blk cnt: 0x00000000
[ 5.482315][ T262] mmc1: sdhci: Argument: 0x00000000 | Trn mode: 0x00000000
[ 5.488927][ T262] mmc1: sdhci: Present: 0x01f800f0 | Host ctl: 0x00000000
[ 5.495539][ T262] mmc1: sdhci: Power: 0x00000000 | Blk gap: 0x00000000
[ 5.502162][ T262] mmc1: sdhci: Wake-up: 0x00000000 | Clock: 0x00000003
[ 5.508768][ T262] mmc1: sdhci: Timeout: 0x00000000 | Int stat: 0x00000000
[ 5.515381][ T262] mmc1: sdhci: Int enab: 0x00000000 | Sig enab: 0x00000000
[ 5.521996][ T262] mmc1: sdhci: ACmd stat: 0x00000000 | Slot int: 0x00000000
[ 5.528607][ T262] mmc1: sdhci: Caps: 0x362dc8b2 | Caps_1: 0x0000808f
[ 5.535227][ T262] mmc1: sdhci: Cmd: 0x00000000 | Max curr: 0x00000000
[ 5.541841][ T262] mmc1: sdhci: Resp[0]: 0x00000000 | Resp[1]: 0x00000000
[ 5.548454][ T262] mmc1: sdhci: Resp[2]: 0x00000000 | Resp[3]: 0x00000000
[ 5.555079][ T262] mmc1: sdhci: Host ctl2: 0x00000000
[ 5.559651][ T262] mmc1: sdhci_msm: ----------- VENDOR REGISTER DUMP-----------
[ 5.566621][ T262] mmc1: sdhci_msm: DLL sts: 0x00000000 | DLL cfg: 0x6000642c | DLL cfg2: 0x0020a000
[ 5.575465][ T262] mmc1: sdhci_msm: DLL cfg3: 0x00000000 | DLL usr ctl: 0x00010800 | DDR cfg: 0x80040873
[ 5.584658][ T262] mmc1: sdhci_msm: Vndr func: 0x00018a9c | Vndr func2 : 0xf88218a8 Vndr func3: 0x02626040
Fixes: 0eb0d9f4de
("mmc: sdhci-msm: Initial support for Qualcomm chipsets")
Signed-off-by: Shaik Sajida Bhanu <quic_c_sbhanu@quicinc.com>
Acked-by: Adrian Hunter <adrian.hunter@intel.com>
Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de>
Tested-by: Konrad Dybcio <konrad.dybcio@somainline.org>
Cc: stable@vger.kernel.org
Link: https://lore.kernel.org/r/1650816153-23797-1-git-send-email-quic_c_sbhanu@quicinc.com
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2022-05-12 12:25:29 +02:00
..
2020-09-07 14:24:21 +02:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:24:21 +02:00
2020-09-07 14:24:21 +02:00
2019-12-18 12:55:11 +01:00
2020-05-28 11:22:14 +02:00
2020-05-28 11:22:13 +02:00
2019-06-19 17:09:55 +02:00
2021-11-02 19:48:19 +01:00
2020-09-07 09:11:31 +02:00
2022-04-08 14:40:11 +02:00
2020-09-07 14:24:21 +02:00
2021-11-02 19:48:20 +01:00
2019-05-30 11:26:32 -07:00
2020-09-07 14:24:21 +02:00
2020-09-07 14:20:17 +02:00
2019-05-30 11:26:32 -07:00
2020-09-07 14:20:17 +02:00
2019-05-30 11:26:32 -07:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:24:21 +02:00
2021-11-18 14:03:37 +01:00
2019-05-30 11:26:32 -07:00
2020-09-07 14:20:17 +02:00
2021-11-18 14:03:42 +01:00
2020-09-07 09:11:30 +02:00
2022-03-16 14:16:01 +01:00
2020-05-28 11:22:15 +02:00
2022-01-27 10:53:58 +01:00
2020-05-28 11:22:14 +02:00
2022-01-27 10:53:58 +01:00
2020-05-28 11:20:59 +02:00
2020-05-28 11:20:59 +02:00
2020-09-14 11:46:47 +02:00
2019-06-05 17:36:37 +02:00
2022-04-13 21:01:07 +02:00
2022-04-08 14:40:02 +02:00
2020-03-24 14:35:40 +01:00
2022-02-11 09:09:03 +01:00
2021-11-18 14:03:37 +01:00
2020-09-07 14:20:17 +02:00
2019-06-19 17:09:55 +02:00
2020-09-07 14:20:17 +02:00
2021-11-18 14:04:08 +01:00
2019-04-15 11:55:54 +02:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2021-03-04 11:38:02 +01:00
2020-12-30 11:53:20 +01:00
2022-04-13 21:01:07 +02:00
2021-03-04 11:38:02 +01:00
2020-09-07 14:24:21 +02:00
2020-09-25 13:24:02 +02:00
2021-09-18 13:40:32 +02:00
2020-09-25 13:24:02 +02:00
2020-10-24 10:33:08 -07:00
2019-07-11 18:11:21 -07:00
2020-10-09 08:58:58 +02:00
2020-09-07 14:20:17 +02:00
2019-11-13 16:10:16 +01:00
2021-07-19 09:44:58 +02:00
2020-09-07 14:20:17 +02:00
2021-05-11 14:47:26 +02:00
2020-09-07 14:24:21 +02:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2021-12-01 09:19:01 +01:00
2020-09-07 14:24:21 +02:00
2020-10-28 11:07:01 +01:00
2021-09-03 10:09:25 +02:00
2020-09-07 14:24:21 +02:00
2022-05-12 12:25:29 +02:00
2021-09-18 13:40:32 +02:00
2020-09-07 14:24:21 +02:00
2021-10-13 10:04:23 +02:00
2021-03-11 14:17:28 +01:00
2022-02-16 12:54:16 +01:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:24:21 +02:00
2021-11-18 14:04:07 +01:00
2018-01-04 12:46:11 +01:00
2022-01-16 09:14:23 +01:00
2019-05-21 10:50:45 +02:00
2018-07-16 11:21:45 +02:00
2021-05-26 12:06:53 +02:00
2021-03-04 11:38:39 +01:00
2022-01-16 09:14:23 +01:00
2020-09-07 14:24:21 +02:00
2019-09-11 15:58:39 +02:00
2021-02-10 09:29:18 +01:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2020-09-25 13:30:52 +02:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2021-07-14 16:55:54 +02:00
2020-09-07 14:20:17 +02:00
2021-12-29 12:26:03 +01:00
2020-08-23 17:36:59 -05:00
2022-04-13 21:01:07 +02:00
2019-06-05 17:37:10 +02:00
2021-12-01 09:19:01 +01:00
2021-12-01 09:19:01 +01:00
2020-05-28 11:22:14 +02:00
2020-09-07 14:20:17 +02:00
2020-09-07 14:20:17 +02:00
2020-08-23 17:36:59 -05:00
2020-12-04 12:33:59 +01:00
2020-09-07 14:20:17 +02:00
2020-09-09 13:09:44 +02:00
2019-05-30 11:26:32 -07:00
2019-05-30 11:26:32 -07:00
2021-05-11 14:47:14 +02:00
2021-07-14 16:56:06 +02:00
2019-05-30 11:26:32 -07:00
2021-07-14 16:55:54 +02:00
2021-11-02 19:48:19 +01:00
2020-09-07 14:20:17 +02:00
2019-05-30 11:26:32 -07:00
2020-09-07 14:20:17 +02:00