Files
android_kernel_xiaomi_sm8450/arch/arm64/kernel
Catalin Marinas a41dc0e841 arm64: Implement cache_line_size() based on CTR_EL0.CWG
The hardware provides the maximum cache line size in the system via the
CTR_EL0.CWG bits. This patch implements the cache_line_size() function
to read such information, together with a sanity check if the statically
defined L1_CACHE_BYTES is smaller than the hardware value.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Acked-by: Will Deacon <will.deacon@arm.com>
2014-05-09 15:47:45 +01:00
..
2012-09-17 13:42:21 +01:00
2014-01-13 13:55:13 +00:00
2012-12-05 11:26:49 +00:00
2012-09-17 13:42:04 +01:00
2013-10-25 11:33:21 +01:00
2014-02-26 11:16:25 +00:00
2013-02-14 09:17:29 -05:00
2014-02-17 09:16:33 +00:00
2013-02-14 09:17:29 -05:00