Files
android_kernel_xiaomi_sm8450/arch/arm/kernel
Will Deacon 9fd85eb502 ARM: pmu: add support for interrupt-affinity property
Historically, the PMU devicetree bindings have expected SPIs to be
listed in order of *logical* CPU number. This is problematic for
bootloaders, especially when the boot CPU (logical ID 0) isn't listed
first in the devicetree.

This patch adds a new optional property, interrupt-affinity, to the
PMU node which allows the interrupt affinity to be described using
a list of phandled to CPU nodes, with each entry in the list
corresponding to the SPI at the same index in the interrupts property.

Cc: Mark Rutland <mark.rutland@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
2015-03-24 15:07:57 +00:00
..
2008-08-12 19:54:09 +01:00
2015-01-07 20:31:54 +00:00
2014-11-21 15:24:50 +00:00
2014-11-21 15:24:50 +00:00
2012-03-28 18:30:01 +01:00
2014-11-21 15:24:50 +00:00
2014-11-21 15:25:02 +00:00
2014-11-21 15:24:50 +00:00
2014-11-21 15:24:50 +00:00
2014-11-21 15:24:50 +00:00