Files
android_kernel_xiaomi_sm8450/arch/mips/include/asm
Serge Semin 9ee195fd1b mips: MAAR: Add XPA mode support
When XPA mode is enabled the normally 32-bits MAAR pair registers
are extended to be of 64-bits width as in pure 64-bits MIPS
architecture. In this case the MAAR registers can enable the
speculative loads/stores for addresses of up to 39-bits width.
But in this case the process of the MAAR initialization changes a bit.
The upper 32-bits of the registers are supposed to be accessed by mean
of the dedicated instructions mfhc0/mthc0 and there is a CP0.MAAR.VH
bit which should be set together with CP0.MAAR.VL as indication
of the boundary validity. All of these peculiarities were taken into
account in this commit so the speculative loads/stores would work
when XPA mode is enabled.

Co-developed-by: Alexey Malahov <Alexey.Malahov@baikalelectronics.ru>
Signed-off-by: Alexey Malahov <Alexey.Malahov@baikalelectronics.ru>
Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
Cc: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
Cc: Paul Burton <paulburton@kernel.org>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: Arnd Bergmann <arnd@arndb.de>
Cc: Rob Herring <robh+dt@kernel.org>
Cc: linux-pm@vger.kernel.org
Cc: devicetree@vger.kernel.org
Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de>
2020-05-19 17:39:32 +02:00
..
2020-05-09 18:05:52 +02:00
2019-10-31 15:03:10 -07:00
2019-11-27 10:27:45 -08:00
2020-03-19 13:09:33 +01:00
2020-05-07 11:55:47 +02:00
2019-05-22 18:45:52 -07:00
2020-05-19 17:39:32 +02:00
2020-05-19 17:39:32 +02:00
2019-02-04 10:56:41 -08:00
2019-02-04 10:56:41 -08:00
2020-05-07 11:55:47 +02:00
2019-07-01 17:51:40 +02:00
2019-10-31 15:03:10 -07:00
2018-08-01 13:20:15 -07:00
2019-04-03 10:32:54 +02:00
2019-10-02 14:06:41 -07:00
2019-07-25 21:45:05 -07:00
2016-05-09 12:00:02 +02:00