
Add support in dpaa2-eth for PFC (Priority Flow Control) through the DCB ops. Instruct the hardware to respond to received PFC frames. Current firmware doesn't allow us to selectively enable PFC on the Rx side for some priorities only, so we will react to all incoming PFC frames (and stop transmitting on the traffic classes specified in the frame). Also, configure the hardware to generate PFC frames based on Rx congestion notifications. When a certain number of frames accumulate in the ingress queues corresponding to a traffic class, priority flow control frames are generated for that TC. The number of PFC traffic classes available can be queried through lldptool. Also, which of those traffic classes have PFC enabled is also controlled through the same dcbnl_rtnl_ops callbacks. Signed-off-by: Ioana Ciornei <ioana.ciornei@nxp.com> Signed-off-by: David S. Miller <davem@davemloft.net>
29 lines
779 B
Plaintext
29 lines
779 B
Plaintext
# SPDX-License-Identifier: GPL-2.0-only
|
|
config FSL_DPAA2_ETH
|
|
tristate "Freescale DPAA2 Ethernet"
|
|
depends on FSL_MC_BUS && FSL_MC_DPIO
|
|
select PHYLINK
|
|
help
|
|
This is the DPAA2 Ethernet driver supporting Freescale SoCs
|
|
with DPAA2 (DataPath Acceleration Architecture v2).
|
|
The driver manages network objects discovered on the Freescale
|
|
MC bus.
|
|
|
|
if FSL_DPAA2_ETH
|
|
config FSL_DPAA2_ETH_DCB
|
|
bool "Data Center Bridging (DCB) Support"
|
|
default n
|
|
depends on DCB
|
|
help
|
|
Enable Priority-Based Flow Control (PFC) support for DPAA2 Ethernet
|
|
devices.
|
|
endif
|
|
|
|
config FSL_DPAA2_PTP_CLOCK
|
|
tristate "Freescale DPAA2 PTP Clock"
|
|
depends on FSL_DPAA2_ETH && PTP_1588_CLOCK_QORIQ
|
|
default y
|
|
help
|
|
This driver adds support for using the DPAA2 1588 timer module
|
|
as a PTP clock.
|