Files
android_kernel_xiaomi_sm8450/arch/mips
James Hogan 8eeab81c3d MIPS: KVM: Decode RDHWR more strictly
When KVM emulates the RDHWR instruction, decode the instruction more
strictly. The rs field (bits 25:21) should be zero, as should bits 10:9.
Bits 8:6 is the register select field in MIPSr6, so we aren't strict
about those bits (no other operations should use that encoding space).

Signed-off-by: James Hogan <james.hogan@imgtec.com>
Cc: Paolo Bonzini <pbonzini@redhat.com>
Cc: Radim KrÄmář <rkrcmar@redhat.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
Cc: linux-mips@linux-mips.org
Cc: kvm@vger.kernel.org
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2016-07-05 16:09:18 +02:00
..
2016-02-19 09:51:43 +01:00
2016-04-03 12:32:09 +02:00
2016-07-05 16:09:18 +02:00
2016-05-13 14:02:18 +02:00
2016-05-28 12:35:11 +02:00
2016-05-28 12:35:07 +02:00
2016-07-05 16:08:40 +02:00
2016-05-28 12:35:09 +02:00
2016-05-28 12:35:07 +02:00
2016-05-28 12:35:11 +02:00
2016-05-28 12:35:09 +02:00
2016-05-28 12:35:09 +02:00
2016-05-28 12:35:09 +02:00
2015-11-11 08:36:36 +01:00