Files
android_kernel_xiaomi_sm8450/arch/x86/include/asm
Kees Cook 8dbec27a24 x86/asm: Pin sensitive CR0 bits
With sensitive CR4 bits pinned now, it's possible that the WP bit for
CR0 might become a target as well.

Following the same reasoning for the CR4 pinning, pin CR0's WP
bit. Contrary to the cpu feature dependend CR4 pinning this can be done
with a constant value.

Suggested-by: Peter Zijlstra <peterz@infradead.org>
Signed-off-by: Kees Cook <keescook@chromium.org>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Cc: Linus Torvalds <torvalds@linux-foundation.org>
Cc: Dave Hansen <dave.hansen@intel.com>
Cc: kernel-hardening@lists.openwall.com
Link: https://lkml.kernel.org/r/20190618045503.39105-4-keescook@chromium.org
2019-06-22 11:55:22 +02:00
..
2018-12-03 10:49:13 +01:00
2018-03-20 10:01:57 +01:00
2019-05-10 12:33:09 -04:00
2018-08-15 13:44:10 -07:00
2019-04-16 12:26:18 +02:00
2017-12-22 20:13:04 +01:00
2019-04-22 11:42:59 +02:00
2018-10-31 08:54:12 -07:00
2017-12-22 20:13:01 +01:00
2019-01-16 12:43:08 +01:00
2018-10-14 11:11:22 +02:00
2018-07-20 01:11:45 +02:00
2018-11-04 00:54:34 +01:00
2018-03-20 10:01:57 +01:00
2019-04-10 09:53:31 +02:00
2019-04-11 16:21:51 +02:00
2019-05-08 13:13:57 +02:00