Files
android_kernel_xiaomi_sm8450/arch/arm/boot/dts
Nishanth Menon 7e14807000 ARM: dts: OMAP5/DRA7: use omap5-mpu-dpll-clock capable of dealing with higher frequencies
OMAP5432, DRA75x and DRA72x have MPU DPLLs that need Duty Cycle
Correction(DCC) to operate safely at frequencies >= 1.4GHz.

Switch to "ti,omap5-mpu-dpll-clock" compatible property which provides
this support.

Signed-off-by: Nishanth Menon <nm@ti.com>
Signed-off-by: Tero Kristo <t-kristo@ti.com>
2014-06-06 20:33:40 +03:00
..
2014-01-17 12:36:35 -08:00
2014-01-17 12:36:41 -08:00
2014-01-17 12:36:52 -08:00
2014-04-18 16:40:08 -07:00
2014-01-31 14:58:56 -08:00