Files
android_kernel_xiaomi_sm8450/drivers/gpu/drm
Paulo Zanoni 78b60ce7b9 drm/i915/icl: add definitions for the ICL PLL registers
There's a lot of code for the PLL enabling, so let's first only
introduce the register definitions in order to make patch reviewing a
little easier.

v2: Coding style (Jani).
v3: Preparation for upstreaming.
v4: Fix MG_CLKTOP2_CORECLKCTL1 address and random typos (James).

Cc: James Ausmus <james.ausmus@intel.com>
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Reviewed-by: James Ausmus <james.ausmus@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180328215803.13835-3-paulo.r.zanoni@intel.com
2018-04-27 17:23:01 -07:00
..
2018-01-30 18:05:25 +01:00
2017-12-27 19:00:09 -05:00
2018-02-28 15:08:56 -05:00
2018-03-16 15:51:52 -07:00
2018-01-24 15:49:04 -05:00