Files
android_kernel_xiaomi_sm8450/arch/mips/include/asm
Paul Burton 775b089aef MIPS: tlbex: Remove cpu_has_local_ebase
The cpu_has_local_ebase macro is, confusingly, not used to indicate
whether the EBase register is local to a CPU or not. Instead it
indicates whether we want to generate the TLB refill exception vector
each time a CPU is brought online. Doing this makes little sense on any
system, since we always use the same value for EBase & thus we cannot
have different TLB refill exception handlers per CPU.

Regenerating the code is not only pointless but also can be actively
harmful, as commit 8759934e2b ("MIPS: Build uasm-generated code only
once to avoid CPU Hotplug problem") described. That commit introduced
cpu_has_local_ebase to disable the handler regeneration for Loongson
machines, but this is by no means a Loongson-specific problem.

Remove cpu_has_local_ebase & simply generate the TLB refill handler once
during boot, just like the rest of the TLB exception handlers.

Signed-off-by: Paul Burton <paul.burton@mips.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Cc: linux-mips@vger.kernel.org
2019-09-03 14:20:54 +01:00
..
2019-07-30 10:41:54 -07:00
2019-08-06 14:32:15 -07:00
2019-08-23 15:42:40 +01:00
2019-08-26 11:42:40 +01:00
2019-05-22 18:45:52 -07:00
2019-08-31 17:12:26 +01:00
2019-02-04 10:56:41 -08:00
2019-02-04 10:56:41 -08:00
2019-07-23 14:33:51 -07:00
2018-05-07 07:15:41 +02:00
2019-07-01 17:51:40 +02:00
2016-04-03 12:32:09 +02:00
2018-08-01 13:20:15 -07:00
2019-04-03 10:32:54 +02:00
2019-07-25 21:45:05 -07:00
2016-05-09 12:00:02 +02:00