6ec1587b5c
SAM9X60's PMC has different master clock register offset than the other
SoCs' PMC. Due to this, specify master clock register offset based
on PMC compatible and pass it to pm_suspend.S since it is also needed
in there. When PM part for SAM9X60 was published the SAM9X60's PMC
(commit f6deae46039c ("clk: at91: add sam9x60 pmc driver")) wasn't
integrated.
Fixes: 01c7031cfa ("ARM: at91: pm: initial PM support for SAM9X60")
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Signed-off-by: Alexandre Belloni <alexandre.belloni@bootlin.com>
Link: https://lore.kernel.org/r/1579522208-19523-2-git-send-email-claudiu.beznea@microchip.com
41 lines
838 B
C
41 lines
838 B
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* AT91 Power Management
|
|
*
|
|
* Copyright (C) 2005 David Brownell
|
|
*/
|
|
#ifndef __ARCH_ARM_MACH_AT91_PM
|
|
#define __ARCH_ARM_MACH_AT91_PM
|
|
|
|
#include <asm/proc-fns.h>
|
|
|
|
#include <linux/mfd/syscon/atmel-mc.h>
|
|
#include <soc/at91/at91sam9_ddrsdr.h>
|
|
#include <soc/at91/at91sam9_sdramc.h>
|
|
|
|
#define AT91_MEMCTRL_MC 0
|
|
#define AT91_MEMCTRL_SDRAMC 1
|
|
#define AT91_MEMCTRL_DDRSDR 2
|
|
|
|
#define AT91_PM_STANDBY 0x00
|
|
#define AT91_PM_ULP0 0x01
|
|
#define AT91_PM_ULP1 0x02
|
|
#define AT91_PM_BACKUP 0x03
|
|
|
|
#ifndef __ASSEMBLY__
|
|
struct at91_pm_data {
|
|
void __iomem *pmc;
|
|
void __iomem *ramc[2];
|
|
unsigned long uhp_udp_mask;
|
|
unsigned int memctrl;
|
|
unsigned int mode;
|
|
void __iomem *shdwc;
|
|
void __iomem *sfrbu;
|
|
unsigned int standby_mode;
|
|
unsigned int suspend_mode;
|
|
unsigned int pmc_mckr_offset;
|
|
};
|
|
#endif
|
|
|
|
#endif
|