Files
android_kernel_xiaomi_sm8450/arch/riscv/kernel
Christoph Hellwig 6ea0f26a79 RISC-V: implement low-level interrupt handling
Add support for a routine that dispatches exceptions with the interrupt
flags set to either the IPI or irqdomain code (and the clock source in the
future).

Loosely based on the irq-riscv-int.c irqchip driver from the RISC-V tree.

Signed-off-by: Christoph Hellwig <hch@lst.de>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
2018-08-13 08:31:31 -07:00
..
2017-09-26 15:26:49 -07:00
2017-09-26 15:26:46 -07:00
2017-09-26 15:26:44 -07:00
2017-09-26 15:26:48 -07:00
2018-07-04 14:12:53 -07:00
2018-07-04 14:12:47 -07:00
2017-09-26 15:26:44 -07:00
2017-09-26 15:26:48 -07:00
2017-09-26 15:26:44 -07:00
2018-08-13 08:31:30 -07:00
2018-01-30 19:12:06 -08:00
2017-09-26 15:26:49 -07:00