Files
android_kernel_xiaomi_sm8450/arch/riscv/kernel
Atish Patra 6db170ff4c RISC-V: Disable preemption before enabling interrupts
Currently, irq is enabled before preemption disabling happens.
If the scheduler fired right here and cpu is scheduled then it
may blow up.

Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
[Atish: Commit text and code comment formatting update]
Signed-off-by: Atish Patra <atish.patra@wdc.com>
Reviewed-by: Christoph Hellwig <hch@lst.de>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
2018-10-22 17:03:36 -07:00
..
2017-09-26 15:26:49 -07:00
2017-09-26 15:26:46 -07:00
2017-09-26 15:26:48 -07:00
2018-07-04 14:12:53 -07:00
2018-07-04 14:12:47 -07:00
2017-09-26 15:26:44 -07:00
2018-10-02 12:50:01 -07:00
2017-09-26 15:26:48 -07:00
2018-01-30 19:12:06 -08:00
2017-09-26 15:26:49 -07:00