Files
android_kernel_xiaomi_sm8450/drivers/gpu/drm/amd/amdgpu
Felix Kuehling b80cd524ac drm/amdgpu: Improve Vega20 XGMI TLB flush workaround
Using a heavy-weight TLB flush once is not sufficient. Concurrent
memory accesses in the same TLB cache line can re-populate TLB entries
from stale texture cache (TC) entries while the heavy-weight TLB
flush is in progress. To fix this race condition, perform another TLB
flush after the heavy-weight one, when TC is known to be clean.

Move the workaround into the low-level TLB flushing functions. This way
they apply to amdgpu as well, and KIQ-based TLB flush only needs to
synchronize once.

Signed-off-by: Felix Kuehling <Felix.Kuehling@amd.com>
Acked-by: Christian König <christian.koenig@amd.com>
Reviewed-by: shaoyun liu <shaoyun.liu@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2020-02-25 11:01:57 -05:00
..
2019-09-16 09:59:21 -05:00
2020-01-16 13:35:10 -05:00
2020-01-16 13:35:10 -05:00
2015-06-03 21:03:15 -04:00
2019-11-19 10:12:50 -05:00
2019-06-20 11:36:22 -05:00
2017-10-20 13:28:44 -04:00
2019-01-14 10:58:37 +01:00
2019-06-10 23:00:01 +02:00
2015-06-03 21:03:15 -04:00
2015-06-03 21:03:17 -04:00
2019-06-20 21:16:38 -05:00
2016-08-31 15:21:09 -04:00
2020-02-12 16:04:40 -05:00
2020-02-11 11:49:23 -05:00