Files
android_kernel_xiaomi_sm8450/arch/mips/kernel
Ralf Baechle 641e97f318 [MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.
It may not be perfect yet but the SB1 code is badly borken and has
horrible performance issues.

Downside: This seriously breaks support for pass 1 parts of the BCM1250
where indexed cacheops don't work quite reliable but I seem to be the
last one on the planet with a pass 1 part anyway.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2007-10-11 23:46:05 +01:00
..
2007-07-13 17:40:01 +01:00
2007-10-11 23:46:04 +01:00
2005-04-16 15:20:36 -07:00
2005-10-29 19:30:50 +01:00
2007-10-11 23:46:04 +01:00
2007-10-11 23:46:04 +01:00
2007-07-12 17:41:23 +01:00
2007-10-11 23:46:02 +01:00
2007-07-31 21:35:21 +01:00
2006-12-10 21:52:11 +00:00
2007-09-14 19:08:42 +01:00
2007-07-31 21:35:37 +01:00
2007-05-08 11:14:58 -07:00
2007-07-31 21:35:21 +01:00
2007-02-06 16:53:19 +00:00