Files
android_kernel_xiaomi_sm8450/arch/mips/include/asm
Paul Burton 535113896e MIPS: Add GINVT instruction helpers
Add a family of ginvt_* functions making it easy to emit a GINVT
instruction to globally invalidate TLB entries. We make use of the
_ASM_MACRO infrastructure to support emitting the instructions even if
the assembler isn't new enough to support them natively.

An associated STYPE_GINV definition & sync_ginv() function are added to
emit a sync instruction of type 0x14, which operates as a completion
barrier for these new GINVT (and GINVI) instructions.

Signed-off-by: Paul Burton <paul.burton@mips.com>
Cc: linux-mips@vger.kernel.org
2019-02-04 10:56:35 -08:00
..
2018-06-24 09:26:04 -07:00
2017-11-03 09:02:30 -07:00
2016-04-03 12:32:09 +02:00
2019-02-04 10:56:35 -08:00
2019-01-04 13:13:46 -08:00
2017-08-29 15:21:51 +02:00
2018-11-09 10:23:15 -08:00
2019-02-04 10:56:35 -08:00
2018-09-22 10:32:34 -07:00
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2017-11-03 09:02:30 -07:00
2019-02-04 10:56:35 -08:00
2018-05-07 07:15:41 +02:00
2017-06-08 14:51:58 +02:00
2017-11-03 09:02:30 -07:00
2016-04-03 12:32:09 +02:00
2018-08-01 13:20:15 -07:00
2017-11-03 09:02:30 -07:00
2016-05-09 12:00:02 +02:00
2017-11-03 09:02:30 -07:00