Files
android_kernel_xiaomi_sm8450/drivers/gpu/drm/amd/amdgpu
Bjorn Helgaas 19d7a95a8b drm/amdgpu: Correct Transmit Margin masks
Previously we masked PCIe Link Control 2 register values with "7 << 9",
which was apparently intended to be the Transmit Margin field, but instead
was the high order bit of Transmit Margin, the Enter Modified Compliance
bit, and the Compliance SOS bit.

Correct the mask to "7 << 7", which is the Transmit Margin field.

Link: https://lore.kernel.org/r/20191112173503.176611-3-helgaas@kernel.org
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
2019-11-21 07:52:34 -06:00
..
2019-09-25 17:51:41 -07:00
2019-08-22 17:15:06 -05:00
2015-06-03 21:03:15 -04:00
2019-06-20 11:36:22 -05:00
2019-06-20 11:36:22 -05:00
2019-08-27 08:17:14 -05:00
2019-06-19 12:07:29 +02:00
2017-10-20 13:28:44 -04:00
2019-01-14 10:58:37 +01:00
2019-06-10 23:00:01 +02:00
2015-06-03 21:03:15 -04:00
2019-06-22 09:34:14 -05:00
2015-06-03 21:03:17 -04:00
2019-06-20 21:16:38 -05:00
2016-08-31 15:21:09 -04:00
2019-11-21 07:52:34 -06:00
2019-08-29 15:52:34 -05:00
2019-06-19 12:07:29 +02:00