Stephen Boyd
15afa044cb
Merge branches 'clk-ti', 'clk-amlogic', 'clk-tegra' and 'clk-samsung' into clk-next
* clk-ti:
clk: keystone: sci-clk: add support for dynamically probing clocks
clk: ti: add support for clock latching to mux clocks
clk: ti: add support for clock latching to divider clocks
clk: ti: add generic support for clock latching
clk: ti: add support for register read-modify-write low-level operation
dt-bindings: clock: ti: add latching support to mux and divider clocks
* clk-amlogic: (50 commits)
clk: meson: Drop unused local variable and add static
clk: meson: clean-up clk81 clocks
clk: meson: add fdiv clock gates
clk: meson: add mpll pre-divider
clk: meson: axg: add hifi pll clock
clk: meson: axg: add hifi clock bindings
clk: meson: add ROUND_CLOSEST to the pll driver
clk: meson: add gp0 frac parameter for axg and gxl
clk: meson: improve pll driver results with frac
clk: meson: remove special gp0 lock loop
clk: meson: poke pll CNTL last
clk: meson: add fractional part of meson8b fixed_pll
clk: meson: use hhi syscon if available
clk: meson: remove obsolete cpu_clk
clk: meson: rework meson8b cpu clock
clk: meson: split divider and gate part of mpll
clk: meson: migrate plls clocks to clk_regmap
clk: meson: migrate the audio divider clock to clk_regmap
clk: meson: migrate mplls clocks to clk_regmap
clk: meson: add regmap helpers for parm
...
* clk-tegra:
clk: tegra: Fix pll_u rate configuration
clk: tegra: Specify VDE clock rate
clk: tegra20: Correct PLL_C_OUT1 setup
clk: tegra: Mark HCLK, SCLK and EMC as critical
clk: tegra: MBIST work around for Tegra210
clk: tegra: add fence_delay for clock registers
clk: tegra: Add la clock for Tegra210
* clk-samsung: (22 commits)
clk: samsung: Mark a few things static
clk: samsung: Add fout=196608001 Hz EPLL rate entry for exynos4412
clk: samsung: exynos5250: Add missing clocks for FIMC LITE SYSMMU devices
clk: samsung: exynos5420: Add more entries to EPLL rate table
clk: samsung: exynos5420: Add CLK_SET_RATE_PARENT flag to mout_mau_epll_clk
clk: samsung: exynos5250: Move PD-dependent clocks to Exynos5 sub-CMU
clk: samsung: exynos5420: Move PD-dependent clocks to Exynos5 sub-CMU
clk: samsung: Add Exynos5 sub-CMU clock driver
soc: samsung: pm_domains: Add blacklisting clock handling
clk: samsung: Add compile time PLL rate validators
clk: samsung: s3c2410: Fix PLL rates
clk: samsung: exynos7: Fix PLL rates
clk: samsung: exynos5433: Fix PLL rates
clk: samsung: exynos5260: Fix PLL rates
clk: samsung: exynos5250: Fix PLL rates
clk: samsung: exynos3250: Fix PLL rates
clk: exynos5433: Extend list of available AUD_PLL output frequencies
clk: exynos5433: Add CLK_IGNORE_UNUSED flag to sclk_ioclk_i2s1_bclk
clk: samsung: Add a git tree entry to MAINTAINERS
clk: samsung: Remove redundant dev_err call in exynos_audss_clk_probe()
...
2018-04-06 13:21:33 -07:00
..
2015-01-20 10:10:51 -08:00
2017-12-01 15:17:23 +02:00
2017-12-01 15:17:28 +02:00
2017-12-21 14:03:04 +10:30
2015-10-01 12:39:44 -07:00
2016-05-13 14:01:45 +02:00
2018-03-13 10:09:52 +01:00
2016-04-15 16:00:37 -07:00
2014-04-30 11:51:39 -07:00
2015-12-22 16:46:58 -08:00
2017-01-20 16:22:55 -08:00
2014-04-30 11:51:44 -07:00
2016-01-29 16:31:38 -08:00
2015-10-21 17:22:58 -07:00
2015-10-21 16:53:20 -07:00
2017-06-19 19:02:45 -07:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-07-11 14:13:06 +02:00
2014-07-28 23:30:46 -07:00
2017-11-02 11:10:55 +01:00
2017-12-01 15:17:57 +02:00
2017-12-01 15:18:04 +02:00
2017-12-01 15:17:18 +02:00
2017-11-02 11:10:55 +01:00
2017-10-16 11:25:35 +02:00
2015-09-15 11:18:15 +02:00
2016-03-31 12:25:44 +02:00
2015-10-24 04:31:18 +09:00
2014-05-14 19:16:55 +02:00
2016-09-09 10:13:02 +02:00
2017-06-09 13:12:54 +02:00
2017-01-27 11:33:59 +01:00
2016-09-09 17:35:10 +02:00
2017-11-02 11:10:55 +01:00
2017-08-04 17:49:35 +02:00
2017-11-17 20:04:24 -08:00
2016-11-14 12:04:39 -08:00
2016-05-06 11:13:32 -07:00
2014-02-26 16:03:56 -08:00
2017-12-06 22:54:37 -08:00
2017-06-19 19:02:42 -07:00
2014-03-19 15:23:53 +08:00
2017-06-21 10:46:45 -07:00
2014-09-28 10:27:09 +08:00
2014-07-18 16:10:03 +08:00
2016-09-20 16:52:06 -07:00
2016-09-20 16:52:37 -07:00
2015-10-12 21:55:59 +08:00
2015-10-12 21:55:59 +08:00
2016-11-15 08:55:36 +08:00
2017-11-02 00:26:18 -07:00
2014-07-18 16:11:32 +08:00
2014-07-18 16:11:38 +08:00
2017-11-02 11:10:55 +01:00
2018-01-18 22:05:42 +00:00
2017-11-02 11:10:55 +01:00
2015-06-18 15:44:48 -07:00
2015-06-18 15:44:47 -07:00
2016-07-06 17:51:14 -07:00
2014-05-23 18:18:39 +02:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2016-08-15 15:33:14 -07:00
2014-09-09 13:55:38 -07:00
2014-09-09 13:55:59 -07:00
2017-11-02 11:10:55 +01:00
2016-05-13 15:30:25 +02:00
2017-11-02 11:10:55 +01:00
2017-06-19 19:02:44 -07:00
2017-11-02 00:57:25 -07:00
2017-04-19 09:15:33 -07:00
2017-11-02 01:10:11 -07:00
2015-05-05 22:50:35 -07:00
2017-06-19 19:02:44 -07:00
2017-06-15 10:47:59 +03:00
2017-12-01 15:17:17 +02:00
2016-10-23 10:18:33 -07:00
2016-10-23 10:18:36 -07:00
2015-03-27 18:51:31 +01:00
2014-09-30 12:31:30 -07:00
2015-09-16 15:22:45 -07:00
2015-05-30 17:04:36 -07:00
2016-12-21 15:57:27 -08:00
2017-12-21 16:03:38 -08:00
2017-01-09 16:33:26 -08:00
2014-01-16 12:01:05 -08:00
2016-01-29 16:35:22 -08:00
2014-07-11 13:21:22 -07:00
2015-09-16 15:22:43 -07:00
2017-01-27 13:33:03 -08:00
2017-08-23 16:07:18 -07:00
2015-01-27 11:49:14 -08:00
2016-08-15 15:51:18 -07:00
2015-01-27 11:49:34 -08:00
2015-09-16 15:22:47 -07:00
2014-07-15 16:39:03 -07:00
2015-09-16 15:22:44 -07:00
2016-08-19 12:55:19 -07:00
2017-11-02 00:08:12 -07:00
2017-10-16 11:51:10 +02:00
2017-03-10 10:19:50 +01:00
2014-10-30 09:56:22 +09:00
2016-11-07 15:09:12 +01:00
2016-11-07 15:13:30 +01:00
2015-02-24 06:40:44 +09:00
2014-05-27 19:17:25 -07:00
2017-03-10 10:20:02 +01:00
2017-05-24 10:19:42 +02:00
2017-05-15 09:02:37 +02:00
2017-05-24 10:19:45 +02:00
2017-04-03 06:33:23 -04:00
2017-05-24 10:19:47 +02:00
2017-03-13 10:15:31 +01:00
2017-05-24 10:19:50 +02:00
2017-03-28 14:17:51 +02:00
2017-05-24 10:19:53 +02:00
2017-03-30 13:25:43 +02:00
2016-06-06 11:58:27 +02:00
2017-09-19 10:57:35 +02:00
2017-08-16 09:51:46 +02:00
2015-10-20 20:35:34 +02:00
2016-03-16 19:28:02 -04:00
2015-07-06 15:09:01 -07:00
2017-06-02 14:17:05 +02:00
2017-10-14 21:30:22 +02:00
2015-07-06 15:09:01 -07:00
2017-08-22 00:36:50 +02:00
2017-01-22 17:07:03 +01:00
2017-03-10 11:12:59 +01:00
2017-10-14 21:26:51 +02:00
2017-05-17 19:46:17 +02:00
2017-11-02 11:10:55 +01:00
2017-08-22 02:53:55 +02:00
2014-05-13 08:00:40 +09:00
2014-04-15 02:11:36 +09:00
2017-10-09 11:32:56 +02:00
2014-07-19 04:25:08 +09:00
2014-07-19 04:24:42 +09:00
2015-05-17 10:51:10 +09:00
2013-08-05 11:58:37 -07:00
2015-12-01 15:35:34 +09:00
2017-12-21 15:00:54 -08:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-01-20 16:37:43 -08:00
2017-08-31 18:35:47 -07:00
2017-10-17 19:32:16 +02:00
2015-10-21 21:51:27 +02:00
2017-06-07 15:32:14 +02:00
2017-09-29 10:46:10 +02:00
2017-08-24 10:15:54 +02:00
2016-09-10 11:41:19 +02:00
2017-06-07 15:32:16 +02:00
2017-06-07 15:32:12 +02:00
2017-05-31 21:57:27 +02:00
2017-08-19 17:04:37 +08:00
2017-04-04 17:43:52 +02:00
2017-01-20 21:39:03 +01:00
2017-01-30 08:37:30 +01:00
2017-01-30 08:38:30 +01:00
2017-01-30 08:37:51 +01:00
2017-05-31 21:57:30 +02:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2017-11-02 11:10:55 +01:00
2018-03-08 15:26:11 +01:00
2016-04-12 09:31:08 +08:00
2015-07-28 11:59:37 -07:00
2017-06-19 19:02:42 -07:00