Stephen Boyd
15afa044cb
Merge branches 'clk-ti', 'clk-amlogic', 'clk-tegra' and 'clk-samsung' into clk-next
* clk-ti:
clk: keystone: sci-clk: add support for dynamically probing clocks
clk: ti: add support for clock latching to mux clocks
clk: ti: add support for clock latching to divider clocks
clk: ti: add generic support for clock latching
clk: ti: add support for register read-modify-write low-level operation
dt-bindings: clock: ti: add latching support to mux and divider clocks
* clk-amlogic: (50 commits)
clk: meson: Drop unused local variable and add static
clk: meson: clean-up clk81 clocks
clk: meson: add fdiv clock gates
clk: meson: add mpll pre-divider
clk: meson: axg: add hifi pll clock
clk: meson: axg: add hifi clock bindings
clk: meson: add ROUND_CLOSEST to the pll driver
clk: meson: add gp0 frac parameter for axg and gxl
clk: meson: improve pll driver results with frac
clk: meson: remove special gp0 lock loop
clk: meson: poke pll CNTL last
clk: meson: add fractional part of meson8b fixed_pll
clk: meson: use hhi syscon if available
clk: meson: remove obsolete cpu_clk
clk: meson: rework meson8b cpu clock
clk: meson: split divider and gate part of mpll
clk: meson: migrate plls clocks to clk_regmap
clk: meson: migrate the audio divider clock to clk_regmap
clk: meson: migrate mplls clocks to clk_regmap
clk: meson: add regmap helpers for parm
...
* clk-tegra:
clk: tegra: Fix pll_u rate configuration
clk: tegra: Specify VDE clock rate
clk: tegra20: Correct PLL_C_OUT1 setup
clk: tegra: Mark HCLK, SCLK and EMC as critical
clk: tegra: MBIST work around for Tegra210
clk: tegra: add fence_delay for clock registers
clk: tegra: Add la clock for Tegra210
* clk-samsung: (22 commits)
clk: samsung: Mark a few things static
clk: samsung: Add fout=196608001 Hz EPLL rate entry for exynos4412
clk: samsung: exynos5250: Add missing clocks for FIMC LITE SYSMMU devices
clk: samsung: exynos5420: Add more entries to EPLL rate table
clk: samsung: exynos5420: Add CLK_SET_RATE_PARENT flag to mout_mau_epll_clk
clk: samsung: exynos5250: Move PD-dependent clocks to Exynos5 sub-CMU
clk: samsung: exynos5420: Move PD-dependent clocks to Exynos5 sub-CMU
clk: samsung: Add Exynos5 sub-CMU clock driver
soc: samsung: pm_domains: Add blacklisting clock handling
clk: samsung: Add compile time PLL rate validators
clk: samsung: s3c2410: Fix PLL rates
clk: samsung: exynos7: Fix PLL rates
clk: samsung: exynos5433: Fix PLL rates
clk: samsung: exynos5260: Fix PLL rates
clk: samsung: exynos5250: Fix PLL rates
clk: samsung: exynos3250: Fix PLL rates
clk: exynos5433: Extend list of available AUD_PLL output frequencies
clk: exynos5433: Add CLK_IGNORE_UNUSED flag to sclk_ioclk_i2s1_bclk
clk: samsung: Add a git tree entry to MAINTAINERS
clk: samsung: Remove redundant dev_err call in exynos_audss_clk_probe()
...
2018-04-06 13:21:33 -07:00
..
2017-12-21 16:34:06 -08:00
2016-08-12 18:00:37 -07:00
2017-07-17 11:50:59 -07:00
2017-12-28 14:53:37 -08:00
2017-07-21 15:49:54 -07:00
2017-12-06 22:40:02 -08:00
2018-01-26 16:43:14 -08:00
2017-11-03 09:02:30 -07:00
2017-12-21 15:59:05 -08:00
2018-01-18 22:05:55 +00:00
2018-03-08 11:43:15 +02:00
2016-09-23 14:49:21 -07:00
2018-01-10 13:41:15 -08:00
2018-03-14 15:36:31 -07:00
2016-08-24 16:05:24 -07:00
2017-11-17 20:04:24 -08:00
2018-01-26 16:41:58 -08:00
2017-11-01 23:25:43 -07:00
2018-01-26 16:43:14 -08:00
2015-08-26 11:34:43 -07:00
2017-12-28 10:43:30 -08:00
2018-03-12 15:10:27 -07:00
2018-01-05 11:14:38 +01:00
2017-11-17 20:04:24 -08:00
2018-03-16 09:23:17 -07:00
2017-11-17 20:04:24 -08:00
2017-11-02 11:10:55 +01:00
2017-12-06 22:39:59 -08:00
2018-01-26 16:43:14 -08:00
2017-11-02 11:10:55 +01:00
2018-02-01 16:56:07 -08:00
2018-01-26 16:43:39 -08:00
2018-03-12 13:59:06 +01:00
2018-03-08 11:42:05 +02:00
2017-11-17 20:04:24 -08:00
2017-11-17 20:04:24 -08:00
2017-11-17 20:04:24 -08:00
2017-07-18 16:23:13 -07:00
2017-12-21 15:00:38 -08:00
2016-03-02 17:48:26 -08:00
2017-07-21 15:49:54 -07:00
2018-01-26 16:22:48 -08:00
2017-12-21 18:07:53 -08:00
2016-08-24 16:11:07 -07:00
2017-09-29 14:17:17 -07:00
2016-08-24 16:12:38 -07:00
2017-11-13 17:44:15 -08:00
2016-08-24 17:19:26 -07:00
2016-04-21 14:47:18 -07:00
2017-07-21 15:49:54 -07:00
2017-08-31 11:32:32 -07:00
2017-06-02 15:37:49 -07:00
2018-03-12 15:10:26 -07:00
2016-11-16 11:08:55 -08:00
2016-08-15 15:08:03 -07:00
2016-08-15 15:08:06 -07:00
2017-08-08 17:39:48 +02:00
2017-08-31 18:35:45 -07:00
2017-11-02 11:10:55 +01:00
2017-11-02 01:20:40 -07:00
2017-04-21 19:18:53 -07:00
2016-06-30 12:25:28 -07:00
2017-11-13 17:44:26 -08:00
2016-10-17 15:31:59 -07:00
2017-07-21 15:49:54 -07:00
2016-06-20 13:00:00 -07:00
2018-03-12 15:10:23 -07:00
2017-04-21 19:47:14 -07:00
2016-08-24 17:23:21 -07:00
2016-10-23 10:18:45 -07:00
2017-06-02 10:51:34 -07:00
2016-08-24 17:23:27 -07:00
2017-12-21 15:57:28 -08:00
2016-09-09 11:07:07 -07:00
2016-06-30 12:29:14 -07:00
2017-06-29 18:47:35 -07:00
2016-08-24 17:29:59 -07:00
2016-08-24 17:30:01 -07:00
2017-12-28 10:49:48 -08:00
2017-12-06 22:39:51 -08:00
2017-12-06 23:07:34 -08:00
2017-11-02 11:10:55 +01:00
2017-11-01 23:25:51 -07:00
2017-11-13 17:39:43 -08:00
2017-07-17 11:51:00 -07:00
2016-08-24 17:35:48 -07:00
2017-11-01 23:25:51 -07:00
2017-11-13 17:40:03 -08:00
2018-03-12 15:10:24 -07:00
2018-01-04 15:13:29 -08:00
2018-01-02 16:12:00 -08:00
2018-01-26 16:43:39 -08:00
2018-01-26 16:43:39 -08:00