Files
android_kernel_xiaomi_sm8450/include/uapi/linux
Bjorn Helgaas 130f1b8f35 PCI: Add PCIe Link Capability link speed and width names
Add standard #defines for the Supported Link Speeds field in the PCIe
Link Capabilities register.

Note that prior to PCIe spec r3.0, these encodings were defined:

    0001b  2.5GT/s Link speed supported
    0010b  5.0GT/s and 2.5GT/s Link speed supported

Starting with spec r3.0, these encodings refer to bits 0 and 1 in the
Supported Link Speeds Vector in the Link Capabilities 2 register, and bits
0 and 1 there mean 2.5 GT/s and 5.0 GT/s, respectively.  Therefore, code
that followed r2.0 and interpreted 0x1 as 2.5GT/s and 0x2 as 5.0GT/s will
continue to work, and we can identify a device using the new encodings
because it will have a non-zero Link Capabilities 2 register.

Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2012-12-26 10:39:23 -07:00
..
2012-12-21 20:23:36 +00:00
2012-10-16 18:49:15 -07:00
2012-10-31 14:00:15 -04:00
2012-10-16 13:36:58 -04:00
2012-12-03 15:07:36 -05:00
2012-11-15 10:13:52 +01:00
2012-11-16 10:15:35 -08:00
2012-12-17 17:15:22 -08:00
2012-10-22 15:16:06 -04:00
2012-12-09 00:30:55 -05:00